
Shawn X. Gu
Examiner (ID: 12057, Phone: (571)272-0703 , Office: P/2138 )
| Most Active Art Unit | 2138 |
| Art Unit(s) | 2188, 2138, 2189 |
| Total Applications | 1301 |
| Issued Applications | 1187 |
| Pending Applications | 49 |
| Abandoned Applications | 84 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4678184
[patent_doc_number] => 20080215815
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-09-04
[patent_title] => 'SYSTEM AND METHOD OF IMPROVING TASK SWITCHING AND PAGE TRANSLATION PERFORMANCE UTILIZING A MULTILEVEL TRANSLATION LOOKASIDE BUFFER'
[patent_app_type] => utility
[patent_app_number] => 12/101728
[patent_app_country] => US
[patent_app_date] => 2008-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5248
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0215/20080215815.pdf
[firstpage_image] =>[orig_patent_app_number] => 12101728
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/101728 | System and method of improving task switching and page translation performance utilizing a multilevel translation lookaside buffer | Apr 10, 2008 | Issued |
Array
(
[id] => 4847553
[patent_doc_number] => 20080183961
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-31
[patent_title] => 'DISTRIBUTED RAID AND LOCATION INDEPENDENT CACHING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 12/052410
[patent_app_country] => US
[patent_app_date] => 2008-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2344
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0183/20080183961.pdf
[firstpage_image] =>[orig_patent_app_number] => 12052410
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/052410 | DISTRIBUTED RAID AND LOCATION INDEPENDENT CACHING SYSTEM | Mar 19, 2008 | Abandoned |
Array
(
[id] => 7542846
[patent_doc_number] => 08060695
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-11-15
[patent_title] => 'System and method for proxying data access commands in a clustered storage system'
[patent_app_type] => utility
[patent_app_number] => 12/033985
[patent_app_country] => US
[patent_app_date] => 2008-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8325
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/060/08060695.pdf
[firstpage_image] =>[orig_patent_app_number] => 12033985
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/033985 | System and method for proxying data access commands in a clustered storage system | Feb 19, 2008 | Issued |
Array
(
[id] => 5381353
[patent_doc_number] => 20090193192
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-30
[patent_title] => 'Method and Process for Expediting the Return of Line Exclusivity to a Given Processor Through Enhanced Inter-node Communications'
[patent_app_type] => utility
[patent_app_number] => 12/021378
[patent_app_country] => US
[patent_app_date] => 2008-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2675
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0193/20090193192.pdf
[firstpage_image] =>[orig_patent_app_number] => 12021378
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/021378 | Method and process for expediting the return of line exclusivity to a given processor through enhanced inter-node communications | Jan 28, 2008 | Issued |
Array
(
[id] => 7972043
[patent_doc_number] => 07941599
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-10
[patent_title] => 'IT automation appliance imaging system and method'
[patent_app_type] => utility
[patent_app_number] => 12/021143
[patent_app_country] => US
[patent_app_date] => 2008-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5271
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/941/07941599.pdf
[firstpage_image] =>[orig_patent_app_number] => 12021143
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/021143 | IT automation appliance imaging system and method | Jan 27, 2008 | Issued |
Array
(
[id] => 5381338
[patent_doc_number] => 20090193177
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-30
[patent_title] => 'Virtual Processor Based Security For On-Chip Memory, and Applications Thereof'
[patent_app_type] => utility
[patent_app_number] => 12/021110
[patent_app_country] => US
[patent_app_date] => 2008-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5778
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0193/20090193177.pdf
[firstpage_image] =>[orig_patent_app_number] => 12021110
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/021110 | Virtual processor based security for on-chip memory, and applications thereof | Jan 27, 2008 | Issued |
Array
(
[id] => 4614058
[patent_doc_number] => 07996607
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-08-09
[patent_title] => 'Distributing lookup operations in a striped storage system'
[patent_app_type] => utility
[patent_app_number] => 12/020949
[patent_app_country] => US
[patent_app_date] => 2008-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10500
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/996/07996607.pdf
[firstpage_image] =>[orig_patent_app_number] => 12020949
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/020949 | Distributing lookup operations in a striped storage system | Jan 27, 2008 | Issued |
Array
(
[id] => 7517814
[patent_doc_number] => 08041895
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-10-18
[patent_title] => 'Translation table coherency mecahanism using cache way and set index write buffers'
[patent_app_type] => utility
[patent_app_number] => 12/020698
[patent_app_country] => US
[patent_app_date] => 2008-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 16124
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/041/08041895.pdf
[firstpage_image] =>[orig_patent_app_number] => 12020698
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/020698 | Translation table coherency mecahanism using cache way and set index write buffers | Jan 27, 2008 | Issued |
Array
(
[id] => 7557420
[patent_doc_number] => 08069329
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-11-29
[patent_title] => 'Internally triggered reconfiguration of programmable logic devices'
[patent_app_type] => utility
[patent_app_number] => 12/021202
[patent_app_country] => US
[patent_app_date] => 2008-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4059
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/069/08069329.pdf
[firstpage_image] =>[orig_patent_app_number] => 12021202
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/021202 | Internally triggered reconfiguration of programmable logic devices | Jan 27, 2008 | Issued |
Array
(
[id] => 5381376
[patent_doc_number] => 20090193215
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-30
[patent_title] => 'ERASING AND RESTORING FACTORY SETTINGS IN COMPUTER SYSTEMS'
[patent_app_type] => utility
[patent_app_number] => 12/020408
[patent_app_country] => US
[patent_app_date] => 2008-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3202
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0193/20090193215.pdf
[firstpage_image] =>[orig_patent_app_number] => 12020408
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/020408 | ERASING AND RESTORING FACTORY SETTINGS IN COMPUTER SYSTEMS | Jan 24, 2008 | Abandoned |
Array
(
[id] => 4510735
[patent_doc_number] => 07949842
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-24
[patent_title] => 'Method and apparatus for formatting storage medium'
[patent_app_type] => utility
[patent_app_number] => 12/020298
[patent_app_country] => US
[patent_app_date] => 2008-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5743
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/949/07949842.pdf
[firstpage_image] =>[orig_patent_app_number] => 12020298
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/020298 | Method and apparatus for formatting storage medium | Jan 24, 2008 | Issued |
Array
(
[id] => 7779809
[patent_doc_number] => 08122198
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-02-21
[patent_title] => 'Modified machine architecture with partial memory updating'
[patent_app_type] => utility
[patent_app_number] => 12/011207
[patent_app_country] => US
[patent_app_date] => 2008-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 28
[patent_no_of_words] => 11235
[patent_no_of_claims] => 115
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/122/08122198.pdf
[firstpage_image] =>[orig_patent_app_number] => 12011207
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/011207 | Modified machine architecture with partial memory updating | Jan 22, 2008 | Issued |
Array
(
[id] => 7779812
[patent_doc_number] => 08122200
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-02-21
[patent_title] => 'Modified machine architecture with advanced synchronization'
[patent_app_type] => utility
[patent_app_number] => 12/011218
[patent_app_country] => US
[patent_app_date] => 2008-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 13001
[patent_no_of_claims] => 47
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/122/08122200.pdf
[firstpage_image] =>[orig_patent_app_number] => 12011218
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/011218 | Modified machine architecture with advanced synchronization | Jan 22, 2008 | Issued |
Array
(
[id] => 4447353
[patent_doc_number] => 07930466
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-19
[patent_title] => 'Storage terminal, information processing apparatus, and information processing system'
[patent_app_type] => utility
[patent_app_number] => 12/015983
[patent_app_country] => US
[patent_app_date] => 2008-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 7618
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/930/07930466.pdf
[firstpage_image] =>[orig_patent_app_number] => 12015983
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/015983 | Storage terminal, information processing apparatus, and information processing system | Jan 16, 2008 | Issued |
Array
(
[id] => 4631840
[patent_doc_number] => 08010750
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-30
[patent_title] => 'Network on chip that maintains cache coherency with invalidate commands'
[patent_app_type] => utility
[patent_app_number] => 12/015975
[patent_app_country] => US
[patent_app_date] => 2008-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8696
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/010/08010750.pdf
[firstpage_image] =>[orig_patent_app_number] => 12015975
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/015975 | Network on chip that maintains cache coherency with invalidate commands | Jan 16, 2008 | Issued |
Array
(
[id] => 5356360
[patent_doc_number] => 20090187704
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-23
[patent_title] => 'METHOD AND SYSTEM FOR SECURE CODE ENCRYPTION FOR PC-SLAVE DEVICES'
[patent_app_type] => utility
[patent_app_number] => 12/015648
[patent_app_country] => US
[patent_app_date] => 2008-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5338
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0187/20090187704.pdf
[firstpage_image] =>[orig_patent_app_number] => 12015648
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/015648 | Method and system for secure code encryption for PC-slave devices | Jan 16, 2008 | Issued |
Array
(
[id] => 4581371
[patent_doc_number] => 07840775
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-23
[patent_title] => 'Storage system in which resources are dynamically allocated to logical partition, and logical division method for storage system'
[patent_app_type] => utility
[patent_app_number] => 12/015573
[patent_app_country] => US
[patent_app_date] => 2008-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 4895
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/840/07840775.pdf
[firstpage_image] =>[orig_patent_app_number] => 12015573
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/015573 | Storage system in which resources are dynamically allocated to logical partition, and logical division method for storage system | Jan 16, 2008 | Issued |
Array
(
[id] => 4499165
[patent_doc_number] => 07904634
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-08
[patent_title] => 'Storage terminal and information processing system'
[patent_app_type] => utility
[patent_app_number] => 12/015889
[patent_app_country] => US
[patent_app_date] => 2008-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 19
[patent_no_of_words] => 10852
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 291
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/904/07904634.pdf
[firstpage_image] =>[orig_patent_app_number] => 12015889
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/015889 | Storage terminal and information processing system | Jan 16, 2008 | Issued |
Array
(
[id] => 5356375
[patent_doc_number] => 20090187719
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-23
[patent_title] => 'DATA BACKUP METHOD FOR LOGICAL VOLUME MANAGER'
[patent_app_type] => utility
[patent_app_number] => 12/016152
[patent_app_country] => US
[patent_app_date] => 2008-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 3279
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0187/20090187719.pdf
[firstpage_image] =>[orig_patent_app_number] => 12016152
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/016152 | DATA BACKUP METHOD FOR LOGICAL VOLUME MANAGER | Jan 16, 2008 | Abandoned |
Array
(
[id] => 245074
[patent_doc_number] => 07590818
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-09-15
[patent_title] => 'Storage system having a plurality of virtualization apparatuses that allocate a storage area, form a plurality of virtual volumes, and process input-output from a host processor'
[patent_app_type] => utility
[patent_app_number] => 12/014456
[patent_app_country] => US
[patent_app_date] => 2008-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 12377
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 250
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/590/07590818.pdf
[firstpage_image] =>[orig_patent_app_number] => 12014456
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/014456 | Storage system having a plurality of virtualization apparatuses that allocate a storage area, form a plurality of virtual volumes, and process input-output from a host processor | Jan 14, 2008 | Issued |