
Shawn X. Gu
Examiner (ID: 12057, Phone: (571)272-0703 , Office: P/2138 )
| Most Active Art Unit | 2138 |
| Art Unit(s) | 2188, 2138, 2189 |
| Total Applications | 1301 |
| Issued Applications | 1187 |
| Pending Applications | 49 |
| Abandoned Applications | 84 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7160107
[patent_doc_number] => 20050027924
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-03
[patent_title] => 'Method for fast verification of sector addresses'
[patent_app_type] => utility
[patent_app_number] => 10/857255
[patent_app_country] => US
[patent_app_date] => 2004-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2201
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0027/20050027924.pdf
[firstpage_image] =>[orig_patent_app_number] => 10857255
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/857255 | Method for fast verification of sector addresses | May 27, 2004 | Issued |
Array
(
[id] => 5774020
[patent_doc_number] => 20050268046
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-01
[patent_title] => 'Compressed cache lines incorporating embedded prefetch history data'
[patent_app_type] => utility
[patent_app_number] => 10/857745
[patent_app_country] => US
[patent_app_date] => 2004-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6050
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0268/20050268046.pdf
[firstpage_image] =>[orig_patent_app_number] => 10857745
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/857745 | Compressed cache lines incorporating embedded prefetch history data | May 27, 2004 | Issued |
Array
(
[id] => 5774029
[patent_doc_number] => 20050268053
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-01
[patent_title] => 'Architecture for a scalable heap analysis tool'
[patent_app_type] => utility
[patent_app_number] => 10/857554
[patent_app_country] => US
[patent_app_date] => 2004-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6399
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0268/20050268053.pdf
[firstpage_image] =>[orig_patent_app_number] => 10857554
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/857554 | Architecture for a scalable heap analysis tool | May 27, 2004 | Issued |
Array
(
[id] => 6973782
[patent_doc_number] => 20050038954
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-17
[patent_title] => 'Storage drive having universal format across media types'
[patent_app_type] => utility
[patent_app_number] => 10/856970
[patent_app_country] => US
[patent_app_date] => 2004-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3984
[patent_no_of_claims] => 74
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20050038954.pdf
[firstpage_image] =>[orig_patent_app_number] => 10856970
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/856970 | Storage drive having universal format across media types | May 27, 2004 | Abandoned |
Array
(
[id] => 472867
[patent_doc_number] => 07234038
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-06-19
[patent_title] => 'Page mapping cookies'
[patent_app_type] => utility
[patent_app_number] => 10/857149
[patent_app_country] => US
[patent_app_date] => 2004-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4994
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/234/07234038.pdf
[firstpage_image] =>[orig_patent_app_number] => 10857149
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/857149 | Page mapping cookies | May 27, 2004 | Issued |
Array
(
[id] => 7140578
[patent_doc_number] => 20050182888
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-18
[patent_title] => 'Disk array apparatus and disk array apparatus control method'
[patent_app_type] => utility
[patent_app_number] => 10/821888
[patent_app_country] => US
[patent_app_date] => 2004-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 12509
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0182/20050182888.pdf
[firstpage_image] =>[orig_patent_app_number] => 10821888
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/821888 | Disk array apparatus and disk array apparatus control method | Apr 11, 2004 | Issued |
Array
(
[id] => 897874
[patent_doc_number] => 07346735
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-03-18
[patent_title] => 'Virtualized load buffers'
[patent_app_type] => utility
[patent_app_number] => 10/821549
[patent_app_country] => US
[patent_app_date] => 2004-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3339
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/346/07346735.pdf
[firstpage_image] =>[orig_patent_app_number] => 10821549
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/821549 | Virtualized load buffers | Apr 7, 2004 | Issued |
Array
(
[id] => 7521000
[patent_doc_number] => 07975108
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-07-05
[patent_title] => 'Request tracking data prefetcher apparatus'
[patent_app_type] => utility
[patent_app_number] => 10/810196
[patent_app_country] => US
[patent_app_date] => 2004-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 3794
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/975/07975108.pdf
[firstpage_image] =>[orig_patent_app_number] => 10810196
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/810196 | Request tracking data prefetcher apparatus | Mar 24, 2004 | Issued |
Array
(
[id] => 662961
[patent_doc_number] => 07107424
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-09-12
[patent_title] => 'Memory read strobe pulse optimization training system'
[patent_app_type] => utility
[patent_app_number] => 10/809733
[patent_app_country] => US
[patent_app_date] => 2004-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 7
[patent_no_of_words] => 4475
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/107/07107424.pdf
[firstpage_image] =>[orig_patent_app_number] => 10809733
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/809733 | Memory read strobe pulse optimization training system | Mar 24, 2004 | Issued |
Array
(
[id] => 922535
[patent_doc_number] => 07321956
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-01-22
[patent_title] => 'Method and apparatus for directory-based coherence with distributed directory management utilizing prefetch caches'
[patent_app_type] => utility
[patent_app_number] => 10/809579
[patent_app_country] => US
[patent_app_date] => 2004-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 20
[patent_no_of_words] => 10240
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 339
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/321/07321956.pdf
[firstpage_image] =>[orig_patent_app_number] => 10809579
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/809579 | Method and apparatus for directory-based coherence with distributed directory management utilizing prefetch caches | Mar 24, 2004 | Issued |
Array
(
[id] => 864036
[patent_doc_number] => 07373479
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-05-13
[patent_title] => 'Method to allow PCI host bridge (PHB) to handle pre-fetch read transactions on the PCI bus which access system memory through translation control entry (TCE) table'
[patent_app_type] => utility
[patent_app_number] => 10/809594
[patent_app_country] => US
[patent_app_date] => 2004-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4368
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/373/07373479.pdf
[firstpage_image] =>[orig_patent_app_number] => 10809594
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/809594 | Method to allow PCI host bridge (PHB) to handle pre-fetch read transactions on the PCI bus which access system memory through translation control entry (TCE) table | Mar 24, 2004 | Issued |
Array
(
[id] => 6962141
[patent_doc_number] => 20050216657
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-29
[patent_title] => 'Data redundancy in individual hard drives'
[patent_app_type] => utility
[patent_app_number] => 10/809589
[patent_app_country] => US
[patent_app_date] => 2004-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3615
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0216/20050216657.pdf
[firstpage_image] =>[orig_patent_app_number] => 10809589
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/809589 | Data redundancy in individual hard drives | Mar 24, 2004 | Issued |
Array
(
[id] => 877476
[patent_doc_number] => 07363432
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-04-22
[patent_title] => 'Method and apparatus for directory-based coherence with distributed directory management'
[patent_app_type] => utility
[patent_app_number] => 10/809581
[patent_app_country] => US
[patent_app_date] => 2004-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 20
[patent_no_of_words] => 10207
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 288
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/363/07363432.pdf
[firstpage_image] =>[orig_patent_app_number] => 10809581
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/809581 | Method and apparatus for directory-based coherence with distributed directory management | Mar 24, 2004 | Issued |
Array
(
[id] => 107677
[patent_doc_number] => 07725667
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-25
[patent_title] => 'Method for identifying the time at which data was written to a data store'
[patent_app_type] => utility
[patent_app_number] => 10/799428
[patent_app_country] => US
[patent_app_date] => 2004-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 20993
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/725/07725667.pdf
[firstpage_image] =>[orig_patent_app_number] => 10799428
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/799428 | Method for identifying the time at which data was written to a data store | Mar 11, 2004 | Issued |
Array
(
[id] => 6999043
[patent_doc_number] => 20050138012
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-23
[patent_title] => 'Meta-data storage and access techniques'
[patent_app_type] => utility
[patent_app_number] => 10/793399
[patent_app_country] => US
[patent_app_date] => 2004-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3227
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0138/20050138012.pdf
[firstpage_image] =>[orig_patent_app_number] => 10793399
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/793399 | Meta-data storage and access techniques | Mar 2, 2004 | Abandoned |
Array
(
[id] => 7442892
[patent_doc_number] => 20040210726
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-21
[patent_title] => 'Computer system'
[patent_app_type] => new
[patent_app_number] => 10/788452
[patent_app_country] => US
[patent_app_date] => 2004-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9208
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0210/20040210726.pdf
[firstpage_image] =>[orig_patent_app_number] => 10788452
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/788452 | Computer system | Feb 29, 2004 | Issued |
Array
(
[id] => 7260422
[patent_doc_number] => 20050076261
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-04-07
[patent_title] => 'Method and system for obtaining data stored in a data store'
[patent_app_type] => utility
[patent_app_number] => 10/778436
[patent_app_country] => US
[patent_app_date] => 2004-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 20823
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0076/20050076261.pdf
[firstpage_image] =>[orig_patent_app_number] => 10778436
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/778436 | Method and system for obtaining data stored in a data store | Feb 12, 2004 | Issued |
Array
(
[id] => 610751
[patent_doc_number] => 07152138
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-12-19
[patent_title] => 'System on a chip having a non-volatile imperfect memory'
[patent_app_type] => utility
[patent_app_number] => 10/769692
[patent_app_country] => US
[patent_app_date] => 2004-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3202
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/152/07152138.pdf
[firstpage_image] =>[orig_patent_app_number] => 10769692
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/769692 | System on a chip having a non-volatile imperfect memory | Jan 29, 2004 | Issued |
Array
(
[id] => 4626745
[patent_doc_number] => 08006056
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-23
[patent_title] => 'Storage system including capability to move a virtual storage device group without moving data'
[patent_app_type] => utility
[patent_app_number] => 10/769659
[patent_app_country] => US
[patent_app_date] => 2004-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7709
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/006/08006056.pdf
[firstpage_image] =>[orig_patent_app_number] => 10769659
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/769659 | Storage system including capability to move a virtual storage device group without moving data | Jan 29, 2004 | Issued |
Array
(
[id] => 7006786
[patent_doc_number] => 20050172099
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-04
[patent_title] => 'Method and apparatus for memory management in a multi-processor computer system'
[patent_app_type] => utility
[patent_app_number] => 10/769586
[patent_app_country] => US
[patent_app_date] => 2004-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8067
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0172/20050172099.pdf
[firstpage_image] =>[orig_patent_app_number] => 10769586
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/769586 | Method and apparatus for memory management in a multi-processor computer system | Jan 29, 2004 | Issued |