
Sheikh Maruf
Examiner (ID: 9095, Phone: (571)270-1903 , Office: P/2828 )
| Most Active Art Unit | 2828 |
| Art Unit(s) | 2828, 2823, 2897 |
| Total Applications | 855 |
| Issued Applications | 721 |
| Pending Applications | 70 |
| Abandoned Applications | 82 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17048196
[patent_doc_number] => 11101387
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-24
[patent_title] => Low temperature polysilicon layer, thin film transistor, and method for manufacturing same
[patent_app_type] => utility
[patent_app_number] => 16/344018
[patent_app_country] => US
[patent_app_date] => 2018-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 15
[patent_no_of_words] => 6229
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16344018
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/344018 | Low temperature polysilicon layer, thin film transistor, and method for manufacturing same | Nov 18, 2018 | Issued |
Array
(
[id] => 15807721
[patent_doc_number] => 20200127003
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-23
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICE HAVING ZIGZAG SLIT STRUCTURES AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/195835
[patent_app_country] => US
[patent_app_date] => 2018-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10070
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16195835
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/195835 | Three-dimensional memory device having zigzag slit structures and method for forming the same | Nov 18, 2018 | Issued |
Array
(
[id] => 14968949
[patent_doc_number] => 20190311953
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-10
[patent_title] => Methods of Fabricating Semiconductor Devices Including Differing Barrier Layer Structures
[patent_app_type] => utility
[patent_app_number] => 16/185213
[patent_app_country] => US
[patent_app_date] => 2018-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6440
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16185213
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/185213 | Methods of fabricating semiconductor devices including differing barrier layer structures | Nov 8, 2018 | Issued |
Array
(
[id] => 16774013
[patent_doc_number] => 10985134
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-20
[patent_title] => Method and system of manufacturing stacked wafers
[patent_app_type] => utility
[patent_app_number] => 16/186100
[patent_app_country] => US
[patent_app_date] => 2018-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 5081
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16186100
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/186100 | Method and system of manufacturing stacked wafers | Nov 8, 2018 | Issued |
Array
(
[id] => 15905997
[patent_doc_number] => 20200152519
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => FIN DAMAGE REDUCTION DURING PUNCH THROUGH IMPLANTATION OF FINFET DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/186004
[patent_app_country] => US
[patent_app_date] => 2018-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4065
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16186004
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/186004 | Fin damage reduction during punch through implantation of FinFET device | Nov 8, 2018 | Issued |
Array
(
[id] => 15218185
[patent_doc_number] => 20190371779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => METHOD OF MANUFACTURING DISPLAY MODULE USING LED
[patent_app_type] => utility
[patent_app_number] => 16/185602
[patent_app_country] => US
[patent_app_date] => 2018-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5518
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16185602
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/185602 | Method of manufacturing display module using LED | Nov 8, 2018 | Issued |
Array
(
[id] => 16048295
[patent_doc_number] => 10686033
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-16
[patent_title] => Fin damage reduction during punch through implantation of FinFET device
[patent_app_type] => utility
[patent_app_number] => 16/186027
[patent_app_country] => US
[patent_app_date] => 2018-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 3997
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16186027
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/186027 | Fin damage reduction during punch through implantation of FinFET device | Nov 8, 2018 | Issued |
Array
(
[id] => 15045811
[patent_doc_number] => 20190333910
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => METHODS OF STACKING SEMICONDUCTOR DIES
[patent_app_type] => utility
[patent_app_number] => 16/186344
[patent_app_country] => US
[patent_app_date] => 2018-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8074
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16186344
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/186344 | Methods of stacking semiconductor dies | Nov 8, 2018 | Issued |
Array
(
[id] => 14024403
[patent_doc_number] => 20190074195
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-07
[patent_title] => ELECTRONIC PACKAGE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/177446
[patent_app_country] => US
[patent_app_date] => 2018-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3763
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16177446
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/177446 | Electronic package and manufacturing method thereof | Oct 31, 2018 | Issued |
Array
(
[id] => 16249407
[patent_doc_number] => 10748782
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-18
[patent_title] => Method of manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/165250
[patent_app_country] => US
[patent_app_date] => 2018-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 51
[patent_no_of_words] => 7726
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16165250
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/165250 | Method of manufacturing semiconductor device | Oct 18, 2018 | Issued |
Array
(
[id] => 16448153
[patent_doc_number] => 10840084
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-17
[patent_title] => Method of manufacturing semiconductor device and substrate processing apparatus
[patent_app_type] => utility
[patent_app_number] => 16/165176
[patent_app_country] => US
[patent_app_date] => 2018-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 30
[patent_no_of_words] => 8128
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16165176
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/165176 | Method of manufacturing semiconductor device and substrate processing apparatus | Oct 18, 2018 | Issued |
Array
(
[id] => 14220997
[patent_doc_number] => 20190122883
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-25
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/165228
[patent_app_country] => US
[patent_app_date] => 2018-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7463
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16165228
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/165228 | Method of manufacturing semiconductor device | Oct 18, 2018 | Issued |
Array
(
[id] => 15547509
[patent_doc_number] => 10573544
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-02-25
[patent_title] => Micro-transfer printing with selective component removal
[patent_app_type] => utility
[patent_app_number] => 16/163559
[patent_app_country] => US
[patent_app_date] => 2018-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 12114
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16163559
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/163559 | Micro-transfer printing with selective component removal | Oct 16, 2018 | Issued |
Array
(
[id] => 15625753
[patent_doc_number] => 20200083281
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => TOP EMISSION MICROLED DISPLAY AND BOTTOM EMISSION MICROLED DISPLAY AND A METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/153604
[patent_app_country] => US
[patent_app_date] => 2018-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7262
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16153604
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/153604 | TOP EMISSION MICROLED DISPLAY AND BOTTOM EMISSION MICROLED DISPLAY AND A METHOD OF FORMING THE SAME | Oct 4, 2018 | Abandoned |
Array
(
[id] => 15857873
[patent_doc_number] => 10644238
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-05
[patent_title] => Method and apparatus for manufacturing semiconductor elements
[patent_app_type] => utility
[patent_app_number] => 16/133343
[patent_app_country] => US
[patent_app_date] => 2018-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 21
[patent_no_of_words] => 9924
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16133343
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/133343 | Method and apparatus for manufacturing semiconductor elements | Sep 16, 2018 | Issued |
Array
(
[id] => 15656979
[patent_doc_number] => 20200091020
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-19
[patent_title] => PAD STRUCTURES IN SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/129793
[patent_app_country] => US
[patent_app_date] => 2018-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2733
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16129793
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/129793 | PAD STRUCTURES IN SEMICONDUCTOR DEVICES | Sep 12, 2018 | Abandoned |
Array
(
[id] => 16210697
[patent_doc_number] => 20200243687
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/650928
[patent_app_country] => US
[patent_app_date] => 2018-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16368
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16650928
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/650928 | Semiconductor device | Sep 10, 2018 | Issued |
Array
(
[id] => 13799757
[patent_doc_number] => 20190013417
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-10
[patent_title] => Semiconductor engine driving technology for new electric vehicle
[patent_app_type] => utility
[patent_app_number] => 16/105992
[patent_app_country] => US
[patent_app_date] => 2018-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4426
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16105992
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/105992 | Semiconductor engine driving technology for new electric vehicle | Aug 20, 2018 | Abandoned |
Array
(
[id] => 16048313
[patent_doc_number] => 10686042
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-16
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/055580
[patent_app_country] => US
[patent_app_date] => 2018-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 8412
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 380
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16055580
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/055580 | Semiconductor device | Aug 5, 2018 | Issued |
Array
(
[id] => 13582247
[patent_doc_number] => 20180342672
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => VARIABLE RESISTANCE MEMORY DEVICES AND METHODS OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/055512
[patent_app_country] => US
[patent_app_date] => 2018-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17040
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16055512
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/055512 | Variable resistance memory devices and methods of manufacturing the same | Aug 5, 2018 | Issued |