Sheila V. Clark

Array ( [id] => 5445901 [patent_doc_number] => 20090047127 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-02-19 [patent_title] => ' TURBOMACHINE DIFFUSER' [patent_app_type] => utility [patent_app_number] => 12/190105 [patent_app_country] => US [patent_app_date] => 2008-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3090 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0047/20090047127.pdf [firstpage_image] =>[orig_patent_app_number] => 12190105 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6600765 [patent_doc_number] => 20100032820 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-11 [patent_title] => 'Stacked Memory Module' [patent_app_type] => utility [patent_app_number] => 12/187183 [patent_app_country] => US [patent_app_date] => 2008-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4386 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0032/20100032820.pdf [firstpage_image] =>[orig_patent_app_number] => 12187183 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 233183 [patent_doc_number] => 07598611 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-10-06 [patent_title] => 'Semiconductor device with side terminals' [patent_app_type] => utility [patent_app_number] => 12/186573 [patent_app_country] => US [patent_app_date] => 2008-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 20 [patent_no_of_words] => 3908 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 41 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/598/07598611.pdf [firstpage_image] =>[orig_patent_app_number] => 12186573 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6247303 [patent_doc_number] => 20100025835 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-04 [patent_title] => 'INTEGRATED CIRCUIT PACKAGE STACKING SYSTEM' [patent_app_type] => utility [patent_app_number] => 12/185063 [patent_app_country] => US [patent_app_date] => 2008-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5935 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20100025835.pdf [firstpage_image] =>[orig_patent_app_number] => 12185063 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6247346 [patent_doc_number] => 20100025864 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-04 [patent_title] => 'SHIELDED WIREBOND' [patent_app_type] => utility [patent_app_number] => 12/183483 [patent_app_country] => US [patent_app_date] => 2008-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2142 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20100025864.pdf [firstpage_image] =>[orig_patent_app_number] => 12183483 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 174230 [patent_doc_number] => 07659610 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-09 [patent_title] => 'Flash memory card' [patent_app_type] => utility [patent_app_number] => 12/181721 [patent_app_country] => US [patent_app_date] => 2008-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 3483 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/659/07659610.pdf [firstpage_image] =>[orig_patent_app_number] => 12181721 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 260411 [patent_doc_number] => 07573140 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-08-11 [patent_title] => 'Semiconductor device and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 12/180604 [patent_app_country] => US [patent_app_date] => 2008-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 14 [patent_no_of_words] => 3825 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/573/07573140.pdf [firstpage_image] =>[orig_patent_app_number] => 12180604 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4708228 [patent_doc_number] => 20080296754 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-04 [patent_title] => 'APPARATUS TO MINIMIZE THERMAL IMPEDANCE USING COPPER ON DIE BACKSIDE' [patent_app_type] => utility [patent_app_number] => 12/179225 [patent_app_country] => US [patent_app_date] => 2008-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4770 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0296/20080296754.pdf [firstpage_image] =>[orig_patent_app_number] => 12179225 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6336737 [patent_doc_number] => 20100019362 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-28 [patent_title] => 'ISOLATED STACKED DIE SEMICONDUCTOR PACKAGES' [patent_app_type] => utility [patent_app_number] => 12/178023 [patent_app_country] => US [patent_app_date] => 2008-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3216 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0019/20100019362.pdf [firstpage_image] =>[orig_patent_app_number] => 12178023 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4538267 [patent_doc_number] => 07888785 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-02-15 [patent_title] => 'Semiconductor package embedded in substrate, system including the same and associated methods' [patent_app_type] => utility [patent_app_number] => 12/219263 [patent_app_country] => US [patent_app_date] => 2008-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 5319 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/888/07888785.pdf [firstpage_image] =>[orig_patent_app_number] => 12219263 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5288158 [patent_doc_number] => 20090020888 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-22 [patent_title] => 'CIRCUIT MODULE AND ELECTRICAL COMPONENT' [patent_app_type] => utility [patent_app_number] => 12/175574 [patent_app_country] => US [patent_app_date] => 2008-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4689 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0020/20090020888.pdf [firstpage_image] =>[orig_patent_app_number] => 12175574 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5334583 [patent_doc_number] => 20090051047 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-02-26 [patent_title] => 'Semiconductor apparatus and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 12/219053 [patent_app_country] => US [patent_app_date] => 2008-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4944 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0051/20090051047.pdf [firstpage_image] =>[orig_patent_app_number] => 12219053 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5307613 [patent_doc_number] => 20090014894 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-15 [patent_title] => 'STACKED SEMICONDUCTOR DEVICE AND SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/170062 [patent_app_country] => US [patent_app_date] => 2008-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4959 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0014/20090014894.pdf [firstpage_image] =>[orig_patent_app_number] => 12170062 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5307614 [patent_doc_number] => 20090014895 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-15 [patent_title] => 'Interposer chip, method of manufacturing the interposer chip, and multi-chip package having the interposer chip' [patent_app_type] => utility [patent_app_number] => 12/217643 [patent_app_country] => US [patent_app_date] => 2008-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5018 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0014/20090014895.pdf [firstpage_image] =>[orig_patent_app_number] => 12217643 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7515890 [patent_doc_number] => 08039962 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-18 [patent_title] => 'Semiconductor chip, method of fabricating the same and stack package having the same' [patent_app_type] => utility [patent_app_number] => 12/169031 [patent_app_country] => US [patent_app_date] => 2008-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 4841 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/039/08039962.pdf [firstpage_image] =>[orig_patent_app_number] => 12169031 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4472481 [patent_doc_number] => 07944043 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-05-17 [patent_title] => 'Semiconductor device having improved contact interface reliability and method therefor' [patent_app_type] => utility [patent_app_number] => 12/169151 [patent_app_country] => US [patent_app_date] => 2008-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 45 [patent_no_of_words] => 8324 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/944/07944043.pdf [firstpage_image] =>[orig_patent_app_number] => 12169151 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5307612 [patent_doc_number] => 20090014893 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-15 [patent_title] => 'INTEGRATED CIRCUIT PACKAGE SYSTEM WITH WIRE-IN-FILM ISOLATION BARRIER' [patent_app_type] => utility [patent_app_number] => 12/169342 [patent_app_country] => US [patent_app_date] => 2008-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4775 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0014/20090014893.pdf [firstpage_image] =>[orig_patent_app_number] => 12169342 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4543438 [patent_doc_number] => 07875988 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-01-25 [patent_title] => 'Substrate and manufacturing method of the same, and semiconductor device and manufacturing method of the same' [patent_app_type] => utility [patent_app_number] => 12/168518 [patent_app_country] => US [patent_app_date] => 2008-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 40 [patent_figures_cnt] => 134 [patent_no_of_words] => 22854 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/875/07875988.pdf [firstpage_image] =>[orig_patent_app_number] => 12168518 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8018223 [patent_doc_number] => 08138616 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-03-20 [patent_title] => 'Bond pad structure' [patent_app_type] => utility [patent_app_number] => 12/168161 [patent_app_country] => US [patent_app_date] => 2008-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3401 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/138/08138616.pdf [firstpage_image] =>[orig_patent_app_number] => 12168161 [rel_patent_id] =>[rel_patent_doc_number] =>)