![](/images/general/no_picture/200_user.png)
Shelley Chen
Examiner (ID: 8763, Phone: (571)270-1330 , Office: P/3663 )
Most Active Art Unit | 3663 |
Art Unit(s) | 3663, 3661, 3667, 3662 |
Total Applications | 969 |
Issued Applications | 734 |
Pending Applications | 43 |
Abandoned Applications | 192 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 933339
[patent_doc_number] => 06981106
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-12-27
[patent_title] => 'System and method for accelerating ownership within a directory-based memory system'
[patent_app_type] => utility
[patent_app_number] => 10/304729
[patent_app_country] => US
[patent_app_date] => 2002-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 14123
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/981/06981106.pdf
[firstpage_image] =>[orig_patent_app_number] => 10304729
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/304729 | System and method for accelerating ownership within a directory-based memory system | Nov 25, 2002 | Issued |
Array
(
[id] => 7474300
[patent_doc_number] => 20040103249
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-27
[patent_title] => 'Memory access over a shared bus'
[patent_app_type] => new
[patent_app_number] => 10/304386
[patent_app_country] => US
[patent_app_date] => 2002-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3006
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0103/20040103249.pdf
[firstpage_image] =>[orig_patent_app_number] => 10304386
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/304386 | Memory access over a shared bus | Nov 24, 2002 | Abandoned |
Array
(
[id] => 7474251
[patent_doc_number] => 20040103237
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-27
[patent_title] => 'Memory access generation with improved bandwidth performance'
[patent_app_type] => new
[patent_app_number] => 10/304420
[patent_app_country] => US
[patent_app_date] => 2002-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3783
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0103/20040103237.pdf
[firstpage_image] =>[orig_patent_app_number] => 10304420
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/304420 | Memory access generation with improved bandwidth performance | Nov 24, 2002 | Abandoned |
Array
(
[id] => 671554
[patent_doc_number] => 07096340
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-08-22
[patent_title] => 'Memory management'
[patent_app_type] => utility
[patent_app_number] => 10/304389
[patent_app_country] => US
[patent_app_date] => 2002-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4334
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/096/07096340.pdf
[firstpage_image] =>[orig_patent_app_number] => 10304389
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/304389 | Memory management | Nov 24, 2002 | Issued |
Array
(
[id] => 7214721
[patent_doc_number] => 20040088516
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-06
[patent_title] => 'Virtual memory translation unit for multimedia accelerators'
[patent_app_type] => new
[patent_app_number] => 10/285153
[patent_app_country] => US
[patent_app_date] => 2002-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3742
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0088/20040088516.pdf
[firstpage_image] =>[orig_patent_app_number] => 10285153
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/285153 | Virtual memory translation unit for multimedia accelerators | Oct 29, 2002 | Issued |
Array
(
[id] => 684637
[patent_doc_number] => 07085883
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-08-01
[patent_title] => 'Method and apparatus for migrating volumes and virtual disks'
[patent_app_type] => utility
[patent_app_number] => 10/285141
[patent_app_country] => US
[patent_app_date] => 2002-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7305
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/085/07085883.pdf
[firstpage_image] =>[orig_patent_app_number] => 10285141
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/285141 | Method and apparatus for migrating volumes and virtual disks | Oct 29, 2002 | Issued |
Array
(
[id] => 7418070
[patent_doc_number] => 20040177212
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-09
[patent_title] => 'Maintaining an average erase count in a non-volatile storage system'
[patent_app_type] => new
[patent_app_number] => 10/281823
[patent_app_country] => US
[patent_app_date] => 2002-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 15232
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20040177212.pdf
[firstpage_image] =>[orig_patent_app_number] => 10281823
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/281823 | Maintaining an average erase count in a non-volatile storage system | Oct 27, 2002 | Issued |
Array
(
[id] => 671513
[patent_doc_number] => 07096313
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-08-22
[patent_title] => 'Tracking the least frequently erased blocks in non-volatile memory systems'
[patent_app_type] => utility
[patent_app_number] => 10/281824
[patent_app_country] => US
[patent_app_date] => 2002-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 10889
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/096/07096313.pdf
[firstpage_image] =>[orig_patent_app_number] => 10281824
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/281824 | Tracking the least frequently erased blocks in non-volatile memory systems | Oct 27, 2002 | Issued |
Array
(
[id] => 690705
[patent_doc_number] => 07080215
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-18
[patent_title] => 'Multiprocessor system with local memory which mirrors a shaped memory'
[patent_app_type] => utility
[patent_app_number] => 10/278123
[patent_app_country] => US
[patent_app_date] => 2002-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 21
[patent_no_of_words] => 17145
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 262
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/080/07080215.pdf
[firstpage_image] =>[orig_patent_app_number] => 10278123
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/278123 | Multiprocessor system with local memory which mirrors a shaped memory | Oct 21, 2002 | Issued |
Array
(
[id] => 962207
[patent_doc_number] => 06952761
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-10-04
[patent_title] => 'Bus interface selection by page table attributes'
[patent_app_type] => utility
[patent_app_number] => 10/277212
[patent_app_country] => US
[patent_app_date] => 2002-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 2315
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 20
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/952/06952761.pdf
[firstpage_image] =>[orig_patent_app_number] => 10277212
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/277212 | Bus interface selection by page table attributes | Oct 21, 2002 | Issued |
Array
(
[id] => 945783
[patent_doc_number] => 06968430
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-11-22
[patent_title] => 'Circuit and method for improving instruction fetch time from a cache memory device'
[patent_app_type] => utility
[patent_app_number] => 10/277341
[patent_app_country] => US
[patent_app_date] => 2002-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8900
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/968/06968430.pdf
[firstpage_image] =>[orig_patent_app_number] => 10277341
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/277341 | Circuit and method for improving instruction fetch time from a cache memory device | Oct 21, 2002 | Issued |
Array
(
[id] => 7174241
[patent_doc_number] => 20040078544
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-22
[patent_title] => 'Memory address remapping method'
[patent_app_type] => new
[patent_app_number] => 10/272918
[patent_app_country] => US
[patent_app_date] => 2002-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6633
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0078/20040078544.pdf
[firstpage_image] =>[orig_patent_app_number] => 10272918
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/272918 | Memory address remapping method | Oct 17, 2002 | Abandoned |
Array
(
[id] => 7174163
[patent_doc_number] => 20040078533
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-22
[patent_title] => 'Low overhead snapshot in a storage array using a tree-of-slabs metadata'
[patent_app_type] => new
[patent_app_number] => 10/273634
[patent_app_country] => US
[patent_app_date] => 2002-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5971
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0078/20040078533.pdf
[firstpage_image] =>[orig_patent_app_number] => 10273634
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/273634 | Low overhead snapshot in a storage array using a tree-of-slabs metadata | Oct 17, 2002 | Issued |
Array
(
[id] => 1243047
[patent_doc_number] => 06684271
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-01-27
[patent_title] => 'Method and apparatus for changing context in link channelization'
[patent_app_type] => B1
[patent_app_number] => 10/273970
[patent_app_country] => US
[patent_app_date] => 2002-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 1224
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/684/06684271.pdf
[firstpage_image] =>[orig_patent_app_number] => 10273970
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/273970 | Method and apparatus for changing context in link channelization | Oct 17, 2002 | Issued |
Array
(
[id] => 7603615
[patent_doc_number] => 07117324
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-03
[patent_title] => 'Simultaneous data backup in a computer system'
[patent_app_type] => utility
[patent_app_number] => 10/273653
[patent_app_country] => US
[patent_app_date] => 2002-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3513
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/117/07117324.pdf
[firstpage_image] =>[orig_patent_app_number] => 10273653
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/273653 | Simultaneous data backup in a computer system | Oct 17, 2002 | Issued |
Array
(
[id] => 6698167
[patent_doc_number] => 20030110361
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-06-12
[patent_title] => 'Nonvolatile memory'
[patent_app_type] => new
[patent_app_number] => 10/270590
[patent_app_country] => US
[patent_app_date] => 2002-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7689
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0110/20030110361.pdf
[firstpage_image] =>[orig_patent_app_number] => 10270590
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/270590 | Nonvolatile memory | Oct 15, 2002 | Abandoned |
Array
(
[id] => 1184641
[patent_doc_number] => 06748480
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-06-08
[patent_title] => 'Multi-bank, fault-tolerant, high-performance memory addressing system and method'
[patent_app_type] => B2
[patent_app_number] => 10/269890
[patent_app_country] => US
[patent_app_date] => 2002-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 41
[patent_no_of_words] => 12193
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/748/06748480.pdf
[firstpage_image] =>[orig_patent_app_number] => 10269890
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/269890 | Multi-bank, fault-tolerant, high-performance memory addressing system and method | Oct 13, 2002 | Issued |
Array
(
[id] => 7282274
[patent_doc_number] => 20040064651
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-01
[patent_title] => 'Method and apparatus for reducing overhead in a data processing system with a cache'
[patent_app_type] => new
[patent_app_number] => 10/261642
[patent_app_country] => US
[patent_app_date] => 2002-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4109
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20040064651.pdf
[firstpage_image] =>[orig_patent_app_number] => 10261642
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/261642 | Method and apparatus for reducing overhead in a data processing system with a cache | Sep 29, 2002 | Issued |
Array
(
[id] => 744886
[patent_doc_number] => 07035971
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-04-25
[patent_title] => 'Request scheduling to mirrored heterogeneous storage arrays'
[patent_app_type] => utility
[patent_app_number] => 10/253341
[patent_app_country] => US
[patent_app_date] => 2002-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3114
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/035/07035971.pdf
[firstpage_image] =>[orig_patent_app_number] => 10253341
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/253341 | Request scheduling to mirrored heterogeneous storage arrays | Sep 22, 2002 | Issued |
Array
(
[id] => 1395313
[patent_doc_number] => 06567888
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-05-20
[patent_title] => 'Method and apparatus for efficiently destaging data from a cache to two or more non-contiguous storage locations'
[patent_app_type] => B2
[patent_app_number] => 10/245895
[patent_app_country] => US
[patent_app_date] => 2002-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 14694
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/567/06567888.pdf
[firstpage_image] =>[orig_patent_app_number] => 10245895
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/245895 | Method and apparatus for efficiently destaging data from a cache to two or more non-contiguous storage locations | Sep 16, 2002 | Issued |