
Shelly A. Chase
Examiner (ID: 12402, Phone: (571)272-3816 , Office: P/2112 )
| Most Active Art Unit | 2112 |
| Art Unit(s) | 2786, 2112, 2784, 2133 |
| Total Applications | 2023 |
| Issued Applications | 1860 |
| Pending Applications | 105 |
| Abandoned Applications | 74 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20036975
[patent_doc_number] => 20250175197
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-29
[patent_title] => SIGNAL TRANSMITTING METHOD, ELECTRONIC DEVICE, AND COMMUNICATION SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/898590
[patent_app_country] => US
[patent_app_date] => 2024-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18898590
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/898590 | Signal transmitting method, electronic device, and communication system | Sep 25, 2024 | Issued |
Array
(
[id] => 20775390
[patent_doc_number] => 12659076
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-16
[patent_title] => Methods for rapid fault recovery of corrupted 5G/6G messages
[patent_app_type] => utility
[patent_app_number] => 18/886683
[patent_app_country] => US
[patent_app_date] => 2024-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 36
[patent_no_of_words] => 18019
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18886683
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/886683 | Methods for rapid fault recovery of corrupted 5G/6G messages | Sep 15, 2024 | Issued |
Array
(
[id] => 19822066
[patent_doc_number] => 20250080273
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-06
[patent_title] => ENHANCED NEGATIVE ACKNOWLEDGMENT CONTROL FRAME
[patent_app_type] => utility
[patent_app_number] => 18/830459
[patent_app_country] => US
[patent_app_date] => 2024-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16177
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18830459
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/830459 | ENHANCED NEGATIVE ACKNOWLEDGMENT CONTROL FRAME | Sep 9, 2024 | Pending |
Array
(
[id] => 20596314
[patent_doc_number] => 12580037
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2026-03-17
[patent_title] => Adaptable charge loss scanning cadence in a memory sub-system
[patent_app_type] => utility
[patent_app_number] => 18/819530
[patent_app_country] => US
[patent_app_date] => 2024-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 4701
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18819530
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/819530 | Adaptable charge loss scanning cadence in a memory sub-system | Aug 28, 2024 | Issued |
Array
(
[id] => 19758850
[patent_doc_number] => 20250047415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-06
[patent_title] => SYSTEMS AND METHODS OF LOW LATENCY DATA COMMUNICATION FOR PHYSICAL LINK LAYER RELIABILITY
[patent_app_type] => utility
[patent_app_number] => 18/818262
[patent_app_country] => US
[patent_app_date] => 2024-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18742
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18818262
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/818262 | Systems and methods of low latency data communication for physical link layer reliability | Aug 27, 2024 | Issued |
Array
(
[id] => 20101296
[patent_doc_number] => 20250231232
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-17
[patent_title] => TEST DEVICE, ELECTRONIC DEVICE, AND OPERATING METHOD OF TEST DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/815859
[patent_app_country] => US
[patent_app_date] => 2024-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4873
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18815859
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/815859 | TEST DEVICE, ELECTRONIC DEVICE, AND OPERATING METHOD OF TEST DEVICE | Aug 26, 2024 | Pending |
Array
(
[id] => 19848924
[patent_doc_number] => 20250094275
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-20
[patent_title] => EFFICIENT SECURITY METADATA ENCODING IN ERROR CORRECTING CODE (ECC) MEMORY WITHOUT DEDICATED ECC BITS
[patent_app_type] => utility
[patent_app_number] => 18/808871
[patent_app_country] => US
[patent_app_date] => 2024-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7591
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18808871
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/808871 | EFFICIENT SECURITY METADATA ENCODING IN ERROR CORRECTING CODE (ECC) MEMORY WITHOUT DEDICATED ECC BITS | Aug 18, 2024 | Pending |
Array
(
[id] => 20745621
[patent_doc_number] => 12645533
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-02
[patent_title] => Systems, methods, and devices for error correction in nonvolatile memories
[patent_app_type] => utility
[patent_app_number] => 18/807716
[patent_app_country] => US
[patent_app_date] => 2024-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3571
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18807716
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/807716 | Systems, methods, and devices for error correction in nonvolatile memories | Aug 15, 2024 | Issued |
Array
(
[id] => 19789179
[patent_doc_number] => 20250062858
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-20
[patent_title] => TWO-SIDED MODEL-BASED COMMUNICATION FUNCTIONALITY
[patent_app_type] => utility
[patent_app_number] => 18/806964
[patent_app_country] => US
[patent_app_date] => 2024-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12188
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18806964
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/806964 | Two-sided model-based communication functionality | Aug 15, 2024 | Issued |
Array
(
[id] => 20635736
[patent_doc_number] => 12596610
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-07
[patent_title] => Parity data in dynamic random access memory (DRAM)
[patent_app_type] => utility
[patent_app_number] => 18/800272
[patent_app_country] => US
[patent_app_date] => 2024-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18800272
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/800272 | Parity data in dynamic random access memory (DRAM) | Aug 11, 2024 | Issued |
Array
(
[id] => 20339504
[patent_doc_number] => 20250343624
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-06
[patent_title] => Multi-Protocol Underlay Network Tracing
[patent_app_type] => utility
[patent_app_number] => 18/798580
[patent_app_country] => US
[patent_app_date] => 2024-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12747
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18798580
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/798580 | Multi-Protocol Underlay Network Tracing | Aug 7, 2024 | Pending |
Array
(
[id] => 20648768
[patent_doc_number] => 12603725
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-14
[patent_title] => Redundancy configurations for non-coherent transmissions between network devices
[patent_app_type] => utility
[patent_app_number] => 18/792419
[patent_app_country] => US
[patent_app_date] => 2024-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 25825
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18792419
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/792419 | Redundancy configurations for non-coherent transmissions between network devices | Jul 31, 2024 | Issued |
Array
(
[id] => 20125003
[patent_doc_number] => 20250240034
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-24
[patent_title] => ENCODING METHOD, ENCODER AND DATA TRANSMISSION SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/790695
[patent_app_country] => US
[patent_app_date] => 2024-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16732
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18790695
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/790695 | Encoding method, encoder and data transmission system | Jul 30, 2024 | Issued |
Array
(
[id] => 20635739
[patent_doc_number] => 12596613
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-07
[patent_title] => Distributed hybrid buffer for memory systems
[patent_app_type] => utility
[patent_app_number] => 18/785951
[patent_app_country] => US
[patent_app_date] => 2024-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 2628
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18785951
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/785951 | Distributed hybrid buffer for memory systems | Jul 25, 2024 | Issued |
Array
(
[id] => 20421874
[patent_doc_number] => 20250383959
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-18
[patent_title] => MEMORY DEVICE USING ERROR CHECK AND SCRUB WITH SHARED SCRUB LOOP
[patent_app_type] => utility
[patent_app_number] => 18/783057
[patent_app_country] => US
[patent_app_date] => 2024-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11851
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18783057
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/783057 | MEMORY DEVICE USING ERROR CHECK AND SCRUB WITH SHARED SCRUB LOOP | Jul 23, 2024 | Pending |
Array
(
[id] => 19864639
[patent_doc_number] => 20250103425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-27
[patent_title] => CYCLIC REDUNDANCY CHECK COMPARISON FOR ERROR DETECTION
[patent_app_type] => utility
[patent_app_number] => 18/774412
[patent_app_country] => US
[patent_app_date] => 2024-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15699
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18774412
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/774412 | CYCLIC REDUNDANCY CHECK COMPARISON FOR ERROR DETECTION | Jul 15, 2024 | Pending |
Array
(
[id] => 20507424
[patent_doc_number] => 12541702
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-02-03
[patent_title] => Maximizing circuit execution duty cycle by streaming gates
[patent_app_type] => utility
[patent_app_number] => 18/770347
[patent_app_country] => US
[patent_app_date] => 2024-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 1173
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18770347
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/770347 | Maximizing circuit execution duty cycle by streaming gates | Jul 10, 2024 | Issued |
Array
(
[id] => 20462858
[patent_doc_number] => 20260012288
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-01-08
[patent_title] => ULTRA-HIGH RELIABILITY (UHR) SIGNALING DESIGN
[patent_app_type] => utility
[patent_app_number] => 18/765031
[patent_app_country] => US
[patent_app_date] => 2024-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 27920
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18765031
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/765031 | ULTRA-HIGH RELIABILITY (UHR) SIGNALING DESIGN | Jul 4, 2024 | Pending |
Array
(
[id] => 19887459
[patent_doc_number] => 12273195
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-08
[patent_title] => AI-based message interpretation and fault mitigation in 5G and 6G
[patent_app_type] => utility
[patent_app_number] => 18/759843
[patent_app_country] => US
[patent_app_date] => 2024-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 38
[patent_no_of_words] => 24931
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18759843
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/759843 | AI-based message interpretation and fault mitigation in 5G and 6G | Jun 28, 2024 | Issued |
Array
(
[id] => 20733582
[patent_doc_number] => 12640844
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-26
[patent_title] => System and method for error-detecting code-based packet transmission acknowledgement
[patent_app_type] => utility
[patent_app_number] => 18/759620
[patent_app_country] => US
[patent_app_date] => 2024-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2060
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18759620
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/759620 | System and method for error-detecting code-based packet transmission acknowledgement | Jun 27, 2024 | Issued |