
Shelly A. Chase
Examiner (ID: 3566, Phone: (571)272-3816 , Office: P/2112 )
| Most Active Art Unit | 2112 |
| Art Unit(s) | 2784, 2786, 2133, 2112 |
| Total Applications | 2020 |
| Issued Applications | 1860 |
| Pending Applications | 102 |
| Abandoned Applications | 74 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5243860
[patent_doc_number] => 20070022355
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-25
[patent_title] => 'Method, an encoder and communication device for individually encoding code block segments'
[patent_app_type] => utility
[patent_app_number] => 10/565194
[patent_app_country] => US
[patent_app_date] => 2004-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3120
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0022/20070022355.pdf
[firstpage_image] =>[orig_patent_app_number] => 10565194
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/565194 | Method, an encoder and communication device for individually encoding code block segments | Apr 25, 2004 | Issued |
Array
(
[id] => 5047600
[patent_doc_number] => 20070266274
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-15
[patent_title] => 'Interleaver and De-Interleaver'
[patent_app_type] => utility
[patent_app_number] => 10/592882
[patent_app_country] => US
[patent_app_date] => 2004-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5256
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0266/20070266274.pdf
[firstpage_image] =>[orig_patent_app_number] => 10592882
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/592882 | Interleaver and de-interleaver | Apr 8, 2004 | Issued |
Array
(
[id] => 6951096
[patent_doc_number] => 20050226190
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-13
[patent_title] => 'Method and apparatus for protecting parts of a packet in a wireless network'
[patent_app_type] => utility
[patent_app_number] => 10/819771
[patent_app_country] => US
[patent_app_date] => 2004-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 11295
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0226/20050226190.pdf
[firstpage_image] =>[orig_patent_app_number] => 10819771
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/819771 | Method and apparatus for protecting parts of a packet in a wireless network | Apr 5, 2004 | Issued |
Array
(
[id] => 7473019
[patent_doc_number] => 20040199845
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-07
[patent_title] => 'Interleaving/deinterleaving method and apparatus'
[patent_app_type] => new
[patent_app_number] => 10/812963
[patent_app_country] => US
[patent_app_date] => 2004-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9951
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0199/20040199845.pdf
[firstpage_image] =>[orig_patent_app_number] => 10812963
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/812963 | Interleaving/deinterleaving method and apparatus | Mar 30, 2004 | Issued |
Array
(
[id] => 7100526
[patent_doc_number] => 20050132247
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-16
[patent_title] => 'Two-wire interface having embedded per frame reliability information'
[patent_app_type] => utility
[patent_app_number] => 10/814449
[patent_app_country] => US
[patent_app_date] => 2004-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8214
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0132/20050132247.pdf
[firstpage_image] =>[orig_patent_app_number] => 10814449
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/814449 | Two-wire interface having embedded per frame reliability information | Mar 30, 2004 | Issued |
Array
(
[id] => 7325583
[patent_doc_number] => 20040252791
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-16
[patent_title] => 'LDPC (Low Density Parity Check) coded modulation hybrid decoding using non-Gray code maps for improved performance'
[patent_app_type] => new
[patent_app_number] => 10/802011
[patent_app_country] => US
[patent_app_date] => 2004-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 49
[patent_figures_cnt] => 49
[patent_no_of_words] => 30807
[patent_no_of_claims] => 57
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0252/20040252791.pdf
[firstpage_image] =>[orig_patent_app_number] => 10802011
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/802011 | LDPC (Low Density Parity Check) coded modulation hybrid decoding using non-Gray code maps for improved performance | Mar 15, 2004 | Issued |
Array
(
[id] => 7672055
[patent_doc_number] => 20040181724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-16
[patent_title] => 'System for storing device test information on a semiconductor device using on-device logic for determination of test results'
[patent_app_type] => new
[patent_app_number] => 10/794696
[patent_app_country] => US
[patent_app_date] => 2004-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6942
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0181/20040181724.pdf
[firstpage_image] =>[orig_patent_app_number] => 10794696
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/794696 | System for storing device test information on a semiconductor device using on-device logic for determination of test results | Mar 4, 2004 | Issued |
Array
(
[id] => 7417647
[patent_doc_number] => 20040177170
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-09
[patent_title] => 'Communication system, communication control method, and program for implementing the method'
[patent_app_type] => new
[patent_app_number] => 10/793020
[patent_app_country] => US
[patent_app_date] => 2004-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 13419
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20040177170.pdf
[firstpage_image] =>[orig_patent_app_number] => 10793020
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/793020 | Communication system, communication control method, and program for implementing the method | Mar 3, 2004 | Issued |
Array
(
[id] => 423805
[patent_doc_number] => 07275205
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-09-25
[patent_title] => 'Data modulation method and apparatus capable of suppressing DC component using parity information of synchronization codeword'
[patent_app_type] => utility
[patent_app_number] => 10/791268
[patent_app_country] => US
[patent_app_date] => 2004-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 2815
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/275/07275205.pdf
[firstpage_image] =>[orig_patent_app_number] => 10791268
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/791268 | Data modulation method and apparatus capable of suppressing DC component using parity information of synchronization codeword | Mar 2, 2004 | Issued |
Array
(
[id] => 7006896
[patent_doc_number] => 20050172209
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-04
[patent_title] => 'Efficient LDPC code decoding with new minus operator in a finite precision radix system'
[patent_app_type] => utility
[patent_app_number] => 10/782142
[patent_app_country] => US
[patent_app_date] => 2004-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 22654
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0172/20050172209.pdf
[firstpage_image] =>[orig_patent_app_number] => 10782142
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/782142 | Efficient LDPC code decoding with new minus operator in a finite precision radix system | Feb 18, 2004 | Issued |
Array
(
[id] => 7140842
[patent_doc_number] => 20050182995
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-18
[patent_title] => 'Data repair'
[patent_app_type] => utility
[patent_app_number] => 10/782371
[patent_app_country] => US
[patent_app_date] => 2004-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7406
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0182/20050182995.pdf
[firstpage_image] =>[orig_patent_app_number] => 10782371
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/782371 | Data repair | Feb 17, 2004 | Issued |
Array
(
[id] => 846303
[patent_doc_number] => 07389462
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-06-17
[patent_title] => 'System and methods for high rate hardware-accelerated network protocol processing'
[patent_app_type] => utility
[patent_app_number] => 10/781553
[patent_app_country] => US
[patent_app_date] => 2004-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 49
[patent_no_of_words] => 26384
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/389/07389462.pdf
[firstpage_image] =>[orig_patent_app_number] => 10781553
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/781553 | System and methods for high rate hardware-accelerated network protocol processing | Feb 16, 2004 | Issued |
Array
(
[id] => 7140841
[patent_doc_number] => 20050182994
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-18
[patent_title] => 'Method and apparatus for link error prediction in a communication system'
[patent_app_type] => utility
[patent_app_number] => 10/778765
[patent_app_country] => US
[patent_app_date] => 2004-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4165
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0182/20050182994.pdf
[firstpage_image] =>[orig_patent_app_number] => 10778765
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/778765 | Method and apparatus for link error prediction in a communication system | Feb 12, 2004 | Issued |
Array
(
[id] => 366751
[patent_doc_number] => 07484162
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-01-27
[patent_title] => 'Method and apparatus for monitoring an electronic control system'
[patent_app_type] => utility
[patent_app_number] => 10/544560
[patent_app_country] => US
[patent_app_date] => 2004-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 4192
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/484/07484162.pdf
[firstpage_image] =>[orig_patent_app_number] => 10544560
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/544560 | Method and apparatus for monitoring an electronic control system | Feb 8, 2004 | Issued |
Array
(
[id] => 7247318
[patent_doc_number] => 20040158790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-12
[patent_title] => 'Operation of a forward link acknowledgement channel for the reverse link data'
[patent_app_type] => new
[patent_app_number] => 10/772670
[patent_app_country] => US
[patent_app_date] => 2004-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9934
[patent_no_of_claims] => 57
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0158/20040158790.pdf
[firstpage_image] =>[orig_patent_app_number] => 10772670
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/772670 | Operation of a forward link acknowledgement channel for the reverse link data | Feb 3, 2004 | Issued |
Array
(
[id] => 7006884
[patent_doc_number] => 20050172197
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-04
[patent_title] => 'Adaptive rate code combining automatic repeat request (ARQ) communications method and system'
[patent_app_type] => utility
[patent_app_number] => 10/770633
[patent_app_country] => US
[patent_app_date] => 2004-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5341
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0172/20050172197.pdf
[firstpage_image] =>[orig_patent_app_number] => 10770633
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/770633 | Adaptive rate code combining automatic repeat request (ARQ) communications method and system | Feb 2, 2004 | Issued |
Array
(
[id] => 7247300
[patent_doc_number] => 20040158789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-12
[patent_title] => 'Using pseudo-pins in generating scan test vectors for testing an embedded core while maintaining the IP contained therein'
[patent_app_type] => new
[patent_app_number] => 10/771775
[patent_app_country] => US
[patent_app_date] => 2004-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5435
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0158/20040158789.pdf
[firstpage_image] =>[orig_patent_app_number] => 10771775
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/771775 | Generating an abbreviated netlist including pseudopin inputs and output nodes | Feb 1, 2004 | Issued |
Array
(
[id] => 7196927
[patent_doc_number] => 20040205440
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-14
[patent_title] => 'Data processing method and apparatus, recording medium, reproducing method and apparatus using the same method'
[patent_app_type] => new
[patent_app_number] => 10/765848
[patent_app_country] => US
[patent_app_date] => 2004-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 12081
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0205/20040205440.pdf
[firstpage_image] =>[orig_patent_app_number] => 10765848
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/765848 | Data processing method and apparatus, recording medium, reproducing method and apparatus using the same method | Jan 28, 2004 | Issued |
Array
(
[id] => 404337
[patent_doc_number] => 07293221
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-11-06
[patent_title] => 'Methods and systems for detecting memory address transfer errors in an address bus'
[patent_app_type] => utility
[patent_app_number] => 10/766743
[patent_app_country] => US
[patent_app_date] => 2004-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4343
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/293/07293221.pdf
[firstpage_image] =>[orig_patent_app_number] => 10766743
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/766743 | Methods and systems for detecting memory address transfer errors in an address bus | Jan 26, 2004 | Issued |
Array
(
[id] => 7458527
[patent_doc_number] => 20040165572
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-26
[patent_title] => 'RLP frame receiving method'
[patent_app_type] => new
[patent_app_number] => 10/755391
[patent_app_country] => US
[patent_app_date] => 2004-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3413
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0165/20040165572.pdf
[firstpage_image] =>[orig_patent_app_number] => 10755391
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/755391 | RLP frame receiving method | Jan 12, 2004 | Issued |