
Sheng-bai Zhu
Examiner (ID: 17062, Phone: (571)270-3904 , Office: P/2892 )
| Most Active Art Unit | 2892 |
| Art Unit(s) | 2897, 2892, 2823 |
| Total Applications | 811 |
| Issued Applications | 462 |
| Pending Applications | 89 |
| Abandoned Applications | 279 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11805082
[patent_doc_number] => 09546090
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-01-17
[patent_title] => 'Integrated MEMS-CMOS devices and methods for fabricating MEMS devices and CMOS devices'
[patent_app_type] => utility
[patent_app_number] => 14/826449
[patent_app_country] => US
[patent_app_date] => 2015-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 4842
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14826449
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/826449 | Integrated MEMS-CMOS devices and methods for fabricating MEMS devices and CMOS devices | Aug 13, 2015 | Issued |
Array
(
[id] => 11446383
[patent_doc_number] => 20170047404
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-16
[patent_title] => 'SEMICONDUCTOR STRUCTURE WITH MULTILAYER III-V HETEROSTRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 14/825949
[patent_app_country] => US
[patent_app_date] => 2015-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4131
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14825949
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/825949 | Semiconductor structure with multilayer III-V heterostructures | Aug 12, 2015 | Issued |
Array
(
[id] => 11432246
[patent_doc_number] => 09570573
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-02-14
[patent_title] => 'Self-aligned gate tie-down contacts with selective etch stop liner'
[patent_app_type] => utility
[patent_app_number] => 14/822490
[patent_app_country] => US
[patent_app_date] => 2015-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 4470
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14822490
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/822490 | Self-aligned gate tie-down contacts with selective etch stop liner | Aug 9, 2015 | Issued |
Array
(
[id] => 10455272
[patent_doc_number] => 20150340287
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-26
[patent_title] => 'SEMICONDUCTOR DEVICE INCLUDING A HIGH VOLTAGE P-CHANNEL TRANSISTOR AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/817048
[patent_app_country] => US
[patent_app_date] => 2015-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8930
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14817048
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/817048 | SEMICONDUCTOR DEVICE INCLUDING A HIGH VOLTAGE P-CHANNEL TRANSISTOR AND METHOD FOR MANUFACTURING THE SAME | Aug 2, 2015 | Abandoned |
Array
(
[id] => 11246451
[patent_doc_number] => 09472501
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-18
[patent_title] => 'Conductive line patterning'
[patent_app_type] => utility
[patent_app_number] => 14/811562
[patent_app_country] => US
[patent_app_date] => 2015-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 2151
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14811562
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/811562 | Conductive line patterning | Jul 27, 2015 | Issued |
Array
(
[id] => 10448242
[patent_doc_number] => 20150333256
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-19
[patent_title] => 'MEMORY ELEMENT WITH ION CONDUCTOR LAYER IN WHICH METAL IONS DIFFUSE AND MEMORY DEVICE INCORPORATING SAME'
[patent_app_type] => utility
[patent_app_number] => 14/808008
[patent_app_country] => US
[patent_app_date] => 2015-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8950
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14808008
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/808008 | Memory element with ion conductor layer in which metal ions diffuse and memory device incorporating same | Jul 23, 2015 | Issued |
Array
(
[id] => 10440534
[patent_doc_number] => 20150325546
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-12
[patent_title] => 'METHOD OF MAKING A PILLAR STRUCTURE HAVING A NON-METAL SIDEWALL PROTECTION STRUCTURE AND INTEGRATED CIRCUIT INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/804813
[patent_app_country] => US
[patent_app_date] => 2015-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5908
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14804813
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/804813 | Method of making a pillar structure having a non-metal sidewall protection structure and integrated circuit including the same | Jul 20, 2015 | Issued |
Array
(
[id] => 10645532
[patent_doc_number] => 09362409
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-07
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/798413
[patent_app_country] => US
[patent_app_date] => 2015-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 54
[patent_no_of_words] => 10670
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14798413
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/798413 | Semiconductor device | Jul 12, 2015 | Issued |
Array
(
[id] => 10418248
[patent_doc_number] => 20150303258
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-22
[patent_title] => 'SILICON AND SILICON GERMANIUM NANOWIRE STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 14/789856
[patent_app_country] => US
[patent_app_date] => 2015-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 4796
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14789856
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/789856 | Silicon and silicon germanium nanowire structures | Jun 30, 2015 | Issued |
Array
(
[id] => 14059451
[patent_doc_number] => 10234012
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-03-19
[patent_title] => Systems and methods for actively monitoring health of a no back brake device
[patent_app_type] => utility
[patent_app_number] => 14/788678
[patent_app_country] => US
[patent_app_date] => 2015-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3927
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14788678
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/788678 | Systems and methods for actively monitoring health of a no back brake device | Jun 29, 2015 | Issued |
Array
(
[id] => 10402665
[patent_doc_number] => 20150287673
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-08
[patent_title] => 'SEMICONDUCTOR PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 14/731774
[patent_app_country] => US
[patent_app_date] => 2015-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 6736
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14731774
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/731774 | SEMICONDUCTOR PACKAGE | Jun 4, 2015 | Abandoned |
Array
(
[id] => 11503004
[patent_doc_number] => 20170077190
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'ORGANIC EL DISPLAY PANEL AND ORGANIC EL DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/309232
[patent_app_country] => US
[patent_app_date] => 2015-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10743
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15309232
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/309232 | ORGANIC EL DISPLAY PANEL AND ORGANIC EL DISPLAY DEVICE | May 20, 2015 | Abandoned |
Array
(
[id] => 11495512
[patent_doc_number] => 20170069697
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-09
[patent_title] => 'ORGANIC EL DISPLAY PANEL AND ORGANIC EL DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/309238
[patent_app_country] => US
[patent_app_date] => 2015-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9463
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15309238
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/309238 | ORGANIC EL DISPLAY PANEL AND ORGANIC EL DISPLAY DEVICE | May 20, 2015 | Abandoned |
Array
(
[id] => 11214855
[patent_doc_number] => 09443896
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-13
[patent_title] => 'Imaging device'
[patent_app_type] => utility
[patent_app_number] => 14/715593
[patent_app_country] => US
[patent_app_date] => 2015-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 22
[patent_no_of_words] => 9421
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14715593
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/715593 | Imaging device | May 18, 2015 | Issued |
Array
(
[id] => 11227533
[patent_doc_number] => 09455259
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-27
[patent_title] => 'Semiconductor devices including diffusion barriers with high electronegativity metals'
[patent_app_type] => utility
[patent_app_number] => 14/716371
[patent_app_country] => US
[patent_app_date] => 2015-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 10394
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14716371
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/716371 | Semiconductor devices including diffusion barriers with high electronegativity metals | May 18, 2015 | Issued |
Array
(
[id] => 10455411
[patent_doc_number] => 20150340426
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-26
[patent_title] => 'COMPONENT, FOR EXAMPLE NMOS TRANSISTOR, WITH AN ACTIVE REGION UNDER RELAXED COMPRESSIVE STRESS, AND ASSOCIATED DECOUPLING CAPACITOR'
[patent_app_type] => utility
[patent_app_number] => 14/715814
[patent_app_country] => US
[patent_app_date] => 2015-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6809
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14715814
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/715814 | COMPONENT, FOR EXAMPLE NMOS TRANSISTOR, WITH AN ACTIVE REGION UNDER RELAXED COMPRESSIVE STRESS, AND ASSOCIATED DECOUPLING CAPACITOR | May 18, 2015 | Abandoned |
Array
(
[id] => 11208021
[patent_doc_number] => 09437654
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-06
[patent_title] => 'Magnetic memory devices'
[patent_app_type] => utility
[patent_app_number] => 14/715633
[patent_app_country] => US
[patent_app_date] => 2015-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 26
[patent_no_of_words] => 12582
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14715633
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/715633 | Magnetic memory devices | May 18, 2015 | Issued |
Array
(
[id] => 10455469
[patent_doc_number] => 20150340484
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-26
[patent_title] => 'POWER DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/715750
[patent_app_country] => US
[patent_app_date] => 2015-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2169
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14715750
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/715750 | POWER DEVICE | May 18, 2015 | Abandoned |
Array
(
[id] => 11208009
[patent_doc_number] => 09437642
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-06
[patent_title] => 'Semiconductor device including a solid state imaging device'
[patent_app_type] => utility
[patent_app_number] => 14/716125
[patent_app_country] => US
[patent_app_date] => 2015-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 10075
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14716125
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/716125 | Semiconductor device including a solid state imaging device | May 18, 2015 | Issued |
Array
(
[id] => 10725682
[patent_doc_number] => 20160071830
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-10
[patent_title] => 'LIGHT EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/715895
[patent_app_country] => US
[patent_app_date] => 2015-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 6617
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14715895
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/715895 | Light emitting device | May 18, 2015 | Issued |