
Shengjun Wang
Examiner (ID: 18947, Phone: (571)272-0632 , Office: P/1627 )
| Most Active Art Unit | 1627 |
| Art Unit(s) | 1627, 1617 |
| Total Applications | 2559 |
| Issued Applications | 1079 |
| Pending Applications | 238 |
| Abandoned Applications | 1248 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13978023
[patent_doc_number] => 10218384
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-26
[patent_title] => ECC decoder with multiple decoding modes
[patent_app_type] => utility
[patent_app_number] => 15/366859
[patent_app_country] => US
[patent_app_date] => 2016-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 14861
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15366859
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/366859 | ECC decoder with multiple decoding modes | Nov 30, 2016 | Issued |
Array
(
[id] => 12220819
[patent_doc_number] => 20180059179
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'AUTOMATIC CONTROL SYSTEM AND AUTOMATIC INSTRUMENT SEARCHING METHOD FOR THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/366480
[patent_app_country] => US
[patent_app_date] => 2016-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4485
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15366480
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/366480 | AUTOMATIC CONTROL SYSTEM AND AUTOMATIC INSTRUMENT SEARCHING METHOD FOR THE SAME | Nov 30, 2016 | Abandoned |
Array
(
[id] => 12255834
[patent_doc_number] => 09927976
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-27
[patent_title] => 'Storing data in a directory-less dispersed storage network'
[patent_app_type] => utility
[patent_app_number] => 15/345172
[patent_app_country] => US
[patent_app_date] => 2016-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 62
[patent_figures_cnt] => 69
[patent_no_of_words] => 41535
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15345172
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/345172 | Storing data in a directory-less dispersed storage network | Nov 6, 2016 | Issued |
Array
(
[id] => 13040885
[patent_doc_number] => 10042577
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-07
[patent_title] => Storing and retrieving mutable objects
[patent_app_type] => utility
[patent_app_number] => 15/342238
[patent_app_country] => US
[patent_app_date] => 2016-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 7231
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 331
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15342238
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/342238 | Storing and retrieving mutable objects | Nov 2, 2016 | Issued |
Array
(
[id] => 14557773
[patent_doc_number] => 10347354
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-09
[patent_title] => Boundary scan chain for stacked memory
[patent_app_type] => utility
[patent_app_number] => 15/293123
[patent_app_country] => US
[patent_app_date] => 2016-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6094
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 290
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15293123
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/293123 | Boundary scan chain for stacked memory | Oct 12, 2016 | Issued |
Array
(
[id] => 11403107
[patent_doc_number] => 20170023645
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-26
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/285558
[patent_app_country] => US
[patent_app_date] => 2016-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 20038
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15285558
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/285558 | SEMICONDUCTOR DEVICE | Oct 4, 2016 | Abandoned |
Array
(
[id] => 13431113
[patent_doc_number] => 20180267099
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-20
[patent_title] => A Reconfigurable Hardware Device for Providing a Reliable Output Signal as well as a Method for Providing Said Reliable Output
[patent_app_type] => utility
[patent_app_number] => 15/763747
[patent_app_country] => US
[patent_app_date] => 2016-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3303
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 293
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15763747
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/763747 | A Reconfigurable Hardware Device for Providing a Reliable Output Signal as well as a Method for Providing Said Reliable Output | Sep 28, 2016 | Abandoned |
Array
(
[id] => 13201111
[patent_doc_number] => 10115476
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-30
[patent_title] => Advanced programming verification schemes for memory cells
[patent_app_type] => utility
[patent_app_number] => 15/221947
[patent_app_country] => US
[patent_app_date] => 2016-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 7346
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15221947
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/221947 | Advanced programming verification schemes for memory cells | Jul 27, 2016 | Issued |
Array
(
[id] => 12153621
[patent_doc_number] => 20180024885
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-25
[patent_title] => 'ASSIGNING PRIORITIZED REBUILD RESOURCES OPTIMALLY'
[patent_app_type] => utility
[patent_app_number] => 15/214872
[patent_app_country] => US
[patent_app_date] => 2016-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6247
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15214872
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/214872 | Assigning prioritized rebuild resources optimally | Jul 19, 2016 | Issued |
Array
(
[id] => 14521773
[patent_doc_number] => 10338137
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-07-02
[patent_title] => Highly accurate defect identification and prioritization of fault locations
[patent_app_type] => utility
[patent_app_number] => 15/215261
[patent_app_country] => US
[patent_app_date] => 2016-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4221
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15215261
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/215261 | Highly accurate defect identification and prioritization of fault locations | Jul 19, 2016 | Issued |
Array
(
[id] => 11405520
[patent_doc_number] => 20170026057
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-26
[patent_title] => 'METHOD AND DECODER FOR DETERMINING AN ERROR VECTOR FOR A DATA WORD ACCORDING TO A REED-MULLER CODE'
[patent_app_type] => utility
[patent_app_number] => 15/214480
[patent_app_country] => US
[patent_app_date] => 2016-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 10848
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15214480
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/214480 | Method and decoder for determining an error vector for a data word according to a Reed-Muller code | Jul 19, 2016 | Issued |
Array
(
[id] => 12153622
[patent_doc_number] => 20180024886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-25
[patent_title] => 'EFFICIENT METHOD FOR REBUILDING A SET OF ENCODED DATA SLICES'
[patent_app_type] => utility
[patent_app_number] => 15/215418
[patent_app_country] => US
[patent_app_date] => 2016-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6252
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15215418
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/215418 | Efficient method for rebuilding a set of encoded data slices | Jul 19, 2016 | Issued |
Array
(
[id] => 12153620
[patent_doc_number] => 20180024884
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-25
[patent_title] => 'PRIORITIZING REBUILDING BASED ON A LONGEVITY ESTIMATE OF THE REBUILT SLICE'
[patent_app_type] => utility
[patent_app_number] => 15/214783
[patent_app_country] => US
[patent_app_date] => 2016-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5977
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15214783
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/214783 | Prioritizing rebuilding based on a longevity estimate of the rebuilt slice | Jul 19, 2016 | Issued |
Array
(
[id] => 12152924
[patent_doc_number] => 20180024189
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-25
[patent_title] => 'IMPLEMENTING REGISTER ARRAY (RA) REPAIR USING LBIST'
[patent_app_type] => utility
[patent_app_number] => 15/214767
[patent_app_country] => US
[patent_app_date] => 2016-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4010
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15214767
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/214767 | Implementing register array (RA) repair using LBIST | Jul 19, 2016 | Issued |
Array
(
[id] => 16202761
[patent_doc_number] => 10727951
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-28
[patent_title] => Low-complexity constellation shaping
[patent_app_type] => utility
[patent_app_number] => 15/215013
[patent_app_country] => US
[patent_app_date] => 2016-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 11474
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15215013
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/215013 | Low-complexity constellation shaping | Jul 19, 2016 | Issued |
Array
(
[id] => 12153618
[patent_doc_number] => 20180024882
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-25
[patent_title] => 'THROTTLING ACCESS REQUESTS AT DIFFERENT LAYERS OF A DSN MEMORY'
[patent_app_type] => utility
[patent_app_number] => 15/213689
[patent_app_country] => US
[patent_app_date] => 2016-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5554
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15213689
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/213689 | Throttling access requests at different layers of a DSN memory | Jul 18, 2016 | Issued |
Array
(
[id] => 12154513
[patent_doc_number] => 20180025777
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-25
[patent_title] => 'HIGH-RELIABILITY MEMORY READ TECHNIQUE'
[patent_app_type] => utility
[patent_app_number] => 15/213581
[patent_app_country] => US
[patent_app_date] => 2016-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 11877
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15213581
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/213581 | HIGH-RELIABILITY MEMORY READ TECHNIQUE | Jul 18, 2016 | Abandoned |
Array
(
[id] => 11316351
[patent_doc_number] => 20160352462
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-01
[patent_title] => 'RECEIVER AND SIGNAL PROCESSING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/156907
[patent_app_country] => US
[patent_app_date] => 2016-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 36
[patent_no_of_words] => 36217
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15156907
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/156907 | Receiver and signal processing method thereof | May 16, 2016 | Issued |
Array
(
[id] => 11274422
[patent_doc_number] => 20160336969
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-17
[patent_title] => 'MISCORRECTION AVOIDANCE FOR TURBO PRODUCT CODES'
[patent_app_type] => utility
[patent_app_number] => 15/156088
[patent_app_country] => US
[patent_app_date] => 2016-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5078
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15156088
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/156088 | Miscorrection avoidance for turbo product codes | May 15, 2016 | Issued |
Array
(
[id] => 11272609
[patent_doc_number] => 20160335157
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-17
[patent_title] => 'SEMICONDUCTOR MEMORY SYSTEM AND DATA WRITING METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/154480
[patent_app_country] => US
[patent_app_date] => 2016-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4701
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15154480
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/154480 | Semiconductor memory system and data writing method | May 12, 2016 | Issued |