
Shengjun Wang
Examiner (ID: 18947, Phone: (571)272-0632 , Office: P/1627 )
| Most Active Art Unit | 1627 |
| Art Unit(s) | 1627, 1617 |
| Total Applications | 2559 |
| Issued Applications | 1079 |
| Pending Applications | 238 |
| Abandoned Applications | 1248 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13084713
[patent_doc_number] => 10062427
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-28
[patent_title] => Semiconductor memory device for controlling having different refresh operation periods for different sets of memory cells
[patent_app_type] => utility
[patent_app_number] => 14/722634
[patent_app_country] => US
[patent_app_date] => 2015-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 24
[patent_no_of_words] => 17238
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 269
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14722634
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/722634 | Semiconductor memory device for controlling having different refresh operation periods for different sets of memory cells | May 26, 2015 | Issued |
Array
(
[id] => 14956727
[patent_doc_number] => 10439650
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-08
[patent_title] => Cloud-based solid state device (SSD) with dynamically variable error correcting code (ECC) system
[patent_app_type] => utility
[patent_app_number] => 14/722905
[patent_app_country] => US
[patent_app_date] => 2015-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9609
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14722905
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/722905 | Cloud-based solid state device (SSD) with dynamically variable error correcting code (ECC) system | May 26, 2015 | Issued |
Array
(
[id] => 12114291
[patent_doc_number] => 09870284
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-16
[patent_title] => 'First responder parities for storage array'
[patent_app_type] => utility
[patent_app_number] => 14/722356
[patent_app_country] => US
[patent_app_date] => 2015-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7622
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14722356
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/722356 | First responder parities for storage array | May 26, 2015 | Issued |
Array
(
[id] => 13189621
[patent_doc_number] => 10110350
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-23
[patent_title] => Method and system for flow control
[patent_app_type] => utility
[patent_app_number] => 15/316355
[patent_app_country] => US
[patent_app_date] => 2015-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 3784
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15316355
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/316355 | Method and system for flow control | May 20, 2015 | Issued |
Array
(
[id] => 11292562
[patent_doc_number] => 20160342494
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-24
[patent_title] => 'BLOCK BEHAVIOR TRACKING IN A MEMORY SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/717608
[patent_app_country] => US
[patent_app_date] => 2015-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 9890
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14717608
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/717608 | Block behavior tracking in a memory system | May 19, 2015 | Issued |
Array
(
[id] => 14956719
[patent_doc_number] => 10439646
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-08
[patent_title] => Transmitting apparatus and interleaving method thereof
[patent_app_type] => utility
[patent_app_number] => 14/716287
[patent_app_country] => US
[patent_app_date] => 2015-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 45
[patent_no_of_words] => 43083
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 359
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14716287
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/716287 | Transmitting apparatus and interleaving method thereof | May 18, 2015 | Issued |
Array
(
[id] => 10431602
[patent_doc_number] => 20150316614
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-05
[patent_title] => 'DEBUGGING SYSTEM AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/702012
[patent_app_country] => US
[patent_app_date] => 2015-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8520
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14702012
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/702012 | DEBUGGING SYSTEM AND METHOD | Apr 30, 2015 | Abandoned |
Array
(
[id] => 10431596
[patent_doc_number] => 20150316608
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-05
[patent_title] => 'DEBUGGING SYSTEM AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/701945
[patent_app_country] => US
[patent_app_date] => 2015-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8283
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14701945
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/701945 | DEBUGGING SYSTEM AND METHOD | Apr 30, 2015 | Abandoned |
Array
(
[id] => 10431597
[patent_doc_number] => 20150316609
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-05
[patent_title] => 'DEBUGGING SYSTEM AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/701971
[patent_app_country] => US
[patent_app_date] => 2015-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8376
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14701971
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/701971 | DEBUGGING SYSTEM AND METHOD | Apr 30, 2015 | Abandoned |
Array
(
[id] => 10431598
[patent_doc_number] => 20150316610
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-05
[patent_title] => 'DEBUGGING SYSTEM AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/701983
[patent_app_country] => US
[patent_app_date] => 2015-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8637
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14701983
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/701983 | DEBUGGING SYSTEM AND METHOD | Apr 30, 2015 | Abandoned |
Array
(
[id] => 10431599
[patent_doc_number] => 20150316611
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-05
[patent_title] => 'DEBUGGING SYSTEM AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/701997
[patent_app_country] => US
[patent_app_date] => 2015-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8970
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14701997
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/701997 | DEBUGGING SYSTEM AND METHOD | Apr 30, 2015 | Abandoned |
Array
(
[id] => 11109042
[patent_doc_number] => 20160306011
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-20
[patent_title] => 'BOUNDARY SCAN TESTING A STORAGE DEVICE VIA SYSTEM MANAGEMENT BUS INTERFACE'
[patent_app_type] => utility
[patent_app_number] => 14/689043
[patent_app_country] => US
[patent_app_date] => 2015-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5762
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14689043
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/689043 | Boundary scan testing a storage device via system management bus interface | Apr 15, 2015 | Issued |
Array
(
[id] => 10337290
[patent_doc_number] => 20150222294
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-06
[patent_title] => 'METHOD AND APPARATUS FOR WIRELESS DATA TRANSMISSION SUBJECT TO PERIODIC SIGNAL BLOCKAGES'
[patent_app_type] => utility
[patent_app_number] => 14/685854
[patent_app_country] => US
[patent_app_date] => 2015-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 11521
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14685854
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/685854 | Method and apparatus for wireless data transmission subject to periodic signal blockages | Apr 13, 2015 | Issued |
Array
(
[id] => 11898834
[patent_doc_number] => 09768781
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-19
[patent_title] => 'Identification circuit and IC chip comprising the same'
[patent_app_type] => utility
[patent_app_number] => 14/684372
[patent_app_country] => US
[patent_app_date] => 2015-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 7793
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14684372
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/684372 | Identification circuit and IC chip comprising the same | Apr 10, 2015 | Issued |
Array
(
[id] => 10787182
[patent_doc_number] => 20160133338
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-12
[patent_title] => 'SELF-TESTING DATA STORAGE DEVICES AND METHODS'
[patent_app_type] => utility
[patent_app_number] => 14/683998
[patent_app_country] => US
[patent_app_date] => 2015-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8573
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14683998
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/683998 | Self-testing data storage devices and methods | Apr 9, 2015 | Issued |
Array
(
[id] => 10327878
[patent_doc_number] => 20150212882
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-30
[patent_title] => 'PHYSICAL PAGE, LOGICAL PAGE, AND CODEWORD CORRESPONDENCE'
[patent_app_type] => utility
[patent_app_number] => 14/681564
[patent_app_country] => US
[patent_app_date] => 2015-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8569
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14681564
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/681564 | Physical page, logical page, and codeword correspondence | Apr 7, 2015 | Issued |
Array
(
[id] => 15110381
[patent_doc_number] => 10476528
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-12
[patent_title] => Data packet processing method and device
[patent_app_type] => utility
[patent_app_number] => 15/509489
[patent_app_country] => US
[patent_app_date] => 2015-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 10377
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 338
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15509489
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/509489 | Data packet processing method and device | Mar 29, 2015 | Issued |
Array
(
[id] => 13282929
[patent_doc_number] => 10153055
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-11
[patent_title] => Arbitration for memory diagnostics
[patent_app_type] => utility
[patent_app_number] => 14/669056
[patent_app_country] => US
[patent_app_date] => 2015-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 3402
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14669056
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/669056 | Arbitration for memory diagnostics | Mar 25, 2015 | Issued |
Array
(
[id] => 11085448
[patent_doc_number] => 20160282414
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-29
[patent_title] => 'BOUNDARY SCAN TESTING WITH LOOPBACKS'
[patent_app_type] => utility
[patent_app_number] => 14/665621
[patent_app_country] => US
[patent_app_date] => 2015-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7352
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14665621
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/665621 | BOUNDARY SCAN TESTING WITH LOOPBACKS | Mar 22, 2015 | Abandoned |
Array
(
[id] => 10308292
[patent_doc_number] => 20150193293
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-09
[patent_title] => 'ADVANCED PROGRAMMING VERIFICATION SCHEMES FOR MEMORY CELLS'
[patent_app_type] => utility
[patent_app_number] => 14/662470
[patent_app_country] => US
[patent_app_date] => 2015-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7622
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14662470
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/662470 | Advanced programming verification schemes for memory cells | Mar 18, 2015 | Issued |