
Shouxiang Hu
Examiner (ID: 2368, Phone: (571)272-1654 , Office: P/2898 )
| Most Active Art Unit | 2898 |
| Art Unit(s) | 2811, 2898 |
| Total Applications | 1453 |
| Issued Applications | 1021 |
| Pending Applications | 50 |
| Abandoned Applications | 386 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17493609
[patent_doc_number] => 11282927
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-22
[patent_title] => Contact structures for semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 16/889981
[patent_app_country] => US
[patent_app_date] => 2020-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 8048
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16889981
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/889981 | Contact structures for semiconductor devices | Jun 1, 2020 | Issued |
Array
(
[id] => 16316308
[patent_doc_number] => 20200295046
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => Bulk Semiconductor Substrate Configured to Exhibit Semiconductor-on-Insulator Behavior
[patent_app_type] => utility
[patent_app_number] => 16/889425
[patent_app_country] => US
[patent_app_date] => 2020-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13065
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16889425
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/889425 | Method for forming a bulk semiconductor substrate configured to exhibit soi behavior | May 31, 2020 | Issued |
Array
(
[id] => 17353184
[patent_doc_number] => 11227831
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-18
[patent_title] => Semiconductor device with alleviation feature
[patent_app_type] => utility
[patent_app_number] => 16/886419
[patent_app_country] => US
[patent_app_date] => 2020-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 40
[patent_no_of_words] => 9250
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16886419
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/886419 | Semiconductor device with alleviation feature | May 27, 2020 | Issued |
Array
(
[id] => 17893207
[patent_doc_number] => 11456188
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-27
[patent_title] => Method of making flexible semiconductor device with graphene tape
[patent_app_type] => utility
[patent_app_number] => 16/874196
[patent_app_country] => US
[patent_app_date] => 2020-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 23
[patent_no_of_words] => 3718
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16874196
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/874196 | Method of making flexible semiconductor device with graphene tape | May 13, 2020 | Issued |
Array
(
[id] => 17270405
[patent_doc_number] => 11195834
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-07
[patent_title] => Semiconductor device having deep wells
[patent_app_type] => utility
[patent_app_number] => 16/866506
[patent_app_country] => US
[patent_app_date] => 2020-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 19
[patent_no_of_words] => 7558
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16866506
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/866506 | Semiconductor device having deep wells | May 3, 2020 | Issued |
Array
(
[id] => 17772458
[patent_doc_number] => 11404410
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-02
[patent_title] => Semiconductor device having different voltage regions
[patent_app_type] => utility
[patent_app_number] => 16/861215
[patent_app_country] => US
[patent_app_date] => 2020-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 7961
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16861215
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/861215 | Semiconductor device having different voltage regions | Apr 28, 2020 | Issued |
Array
(
[id] => 16402558
[patent_doc_number] => 20200343416
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-29
[patent_title] => HIGH BRIGHTNESS LEDS WITH NON-SPECULAR NANOSTRUCTURED THIN FILM REFLECTORS
[patent_app_type] => utility
[patent_app_number] => 16/857064
[patent_app_country] => US
[patent_app_date] => 2020-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5195
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -30
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16857064
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/857064 | High brightness LEDs with non-specular nanostructured thin film reflectors | Apr 22, 2020 | Issued |
Array
(
[id] => 17574204
[patent_doc_number] => 11322478
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-03
[patent_title] => Semiconductor device and semiconductor device array
[patent_app_type] => utility
[patent_app_number] => 16/855110
[patent_app_country] => US
[patent_app_date] => 2020-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 5644
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16855110
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/855110 | Semiconductor device and semiconductor device array | Apr 21, 2020 | Issued |
Array
(
[id] => 16684377
[patent_doc_number] => 10943868
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-09
[patent_title] => Structure for interconnection
[patent_app_type] => utility
[patent_app_number] => 16/853136
[patent_app_country] => US
[patent_app_date] => 2020-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 6003
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16853136
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/853136 | Structure for interconnection | Apr 19, 2020 | Issued |
Array
(
[id] => 19597063
[patent_doc_number] => 12154917
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-26
[patent_title] => Semiconductor image sensor
[patent_app_type] => utility
[patent_app_number] => 17/603572
[patent_app_country] => US
[patent_app_date] => 2020-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 22
[patent_no_of_words] => 5566
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 329
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17603572
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/603572 | Semiconductor image sensor | Apr 9, 2020 | Issued |
Array
(
[id] => 16528900
[patent_doc_number] => 20200402981
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/832268
[patent_app_country] => US
[patent_app_date] => 2020-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12476
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16832268
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/832268 | Semiconductor devices | Mar 26, 2020 | Issued |
Array
(
[id] => 16731600
[patent_doc_number] => 20210098748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-01
[patent_title] => DISPLAY SUBSTRATE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/830087
[patent_app_country] => US
[patent_app_date] => 2020-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8393
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16830087
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/830087 | Display substrate having microcavities | Mar 24, 2020 | Issued |
Array
(
[id] => 17638285
[patent_doc_number] => 11349021
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-31
[patent_title] => Thyristor assembly
[patent_app_type] => utility
[patent_app_number] => 16/827925
[patent_app_country] => US
[patent_app_date] => 2020-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 5883
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16827925
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/827925 | Thyristor assembly | Mar 23, 2020 | Issued |
Array
(
[id] => 17047947
[patent_doc_number] => 11101137
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-08-24
[patent_title] => Method of making reverse conducting insulated gate bipolar transistor
[patent_app_type] => utility
[patent_app_number] => 16/824598
[patent_app_country] => US
[patent_app_date] => 2020-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 22
[patent_no_of_words] => 2066
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16824598
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/824598 | Method of making reverse conducting insulated gate bipolar transistor | Mar 18, 2020 | Issued |
Array
(
[id] => 16163589
[patent_doc_number] => 20200220027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-09
[patent_title] => NANOWIRE TRANSISTOR STRUCTURE AND NANOWIRE INVERTER STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/819148
[patent_app_country] => US
[patent_app_date] => 2020-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4936
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16819148
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/819148 | Nanowire transistor structure and nanowire inverter structure | Mar 14, 2020 | Issued |
Array
(
[id] => 16456235
[patent_doc_number] => 20200365661
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-19
[patent_title] => PHOTOELECTRIC CONVERSION DEVICES AND ORGANIC SENSORS AND ELECTRONIC DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/815481
[patent_app_country] => US
[patent_app_date] => 2020-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13672
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16815481
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/815481 | Photoelectric conversion devices and organic sensors and electronic devices | Mar 10, 2020 | Issued |
Array
(
[id] => 17085423
[patent_doc_number] => 20210280430
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-09
[patent_title] => SEMICONDUCTOR MEMORY STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/810135
[patent_app_country] => US
[patent_app_date] => 2020-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5751
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16810135
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/810135 | Method for forming a semiconductor memory structure | Mar 4, 2020 | Issued |
Array
(
[id] => 17456210
[patent_doc_number] => 11271077
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-08
[patent_title] => Trap-rich layer in a high-resistivity semiconductor layer
[patent_app_type] => utility
[patent_app_number] => 16/807453
[patent_app_country] => US
[patent_app_date] => 2020-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4038
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16807453
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/807453 | Trap-rich layer in a high-resistivity semiconductor layer | Mar 2, 2020 | Issued |
Array
(
[id] => 18175189
[patent_doc_number] => 11574906
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-07
[patent_title] => Monolithic multi-I region diode switches
[patent_app_type] => utility
[patent_app_number] => 16/805154
[patent_app_country] => US
[patent_app_date] => 2020-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 14897
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16805154
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/805154 | Monolithic multi-I region diode switches | Feb 27, 2020 | Issued |
Array
(
[id] => 17055833
[patent_doc_number] => 20210265267
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-26
[patent_title] => SEMICONDUCTOR DEVICE WITH METAL PLUG HAVING ROUNDED TOP SURFACE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/801650
[patent_app_country] => US
[patent_app_date] => 2020-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8628
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16801650
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/801650 | Semiconductor device with metal plug having rounded top surface | Feb 25, 2020 | Issued |