
Sidney Li
Examiner (ID: 6150, Phone: (571)270-5967 , Office: P/2136 )
| Most Active Art Unit | 2136 |
| Art Unit(s) | 2136, 2186, 2137 |
| Total Applications | 466 |
| Issued Applications | 362 |
| Pending Applications | 38 |
| Abandoned Applications | 76 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13579745
[patent_doc_number] => 20180341421
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => STORAGE SYSTEM HAVING A THIN PROVISIONING FUNCTION
[patent_app_type] => utility
[patent_app_number] => 16/051780
[patent_app_country] => US
[patent_app_date] => 2018-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8249
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 1
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16051780
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/051780 | Storage system having a thin provisioning function | Jul 31, 2018 | Issued |
Array
(
[id] => 16355101
[patent_doc_number] => 10795611
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-06
[patent_title] => Employing multiple queueing structures within a userspace storage driver to increase speed
[patent_app_type] => utility
[patent_app_number] => 16/050591
[patent_app_country] => US
[patent_app_date] => 2018-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4959
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16050591
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/050591 | Employing multiple queueing structures within a userspace storage driver to increase speed | Jul 30, 2018 | Issued |
Array
(
[id] => 15458773
[patent_doc_number] => 20200042211
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => OPTIMIZING STATIC OBJECT ALLOCATION IN GARBAGE COLLECTED PROGRAMMING LANGUAGES
[patent_app_type] => utility
[patent_app_number] => 16/051220
[patent_app_country] => US
[patent_app_date] => 2018-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 38790
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16051220
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/051220 | Optimizing static object allocation in garbage collected programming languages | Jul 30, 2018 | Issued |
Array
(
[id] => 13526171
[patent_doc_number] => 20180314628
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-01
[patent_title] => INTELLIGENT COMPUTER MEMORY MANAGEMENT BASED ON REQUEST SIZES
[patent_app_type] => utility
[patent_app_number] => 16/030954
[patent_app_country] => US
[patent_app_date] => 2018-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5833
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16030954
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/030954 | Intelligent computer memory management based on request sizes | Jul 9, 2018 | Issued |
Array
(
[id] => 15373483
[patent_doc_number] => 10528460
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Assigning costs based on computer memory usage
[patent_app_type] => utility
[patent_app_number] => 16/014491
[patent_app_country] => US
[patent_app_date] => 2018-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 5636
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16014491
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/014491 | Assigning costs based on computer memory usage | Jun 20, 2018 | Issued |
Array
(
[id] => 14250343
[patent_doc_number] => 10275372
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-04-30
[patent_title] => Cached memory structure and operation
[patent_app_type] => utility
[patent_app_number] => 16/010960
[patent_app_country] => US
[patent_app_date] => 2018-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 9513
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16010960
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/010960 | Cached memory structure and operation | Jun 17, 2018 | Issued |
Array
(
[id] => 13467417
[patent_doc_number] => 20180285251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-04
[patent_title] => MANAGING MEMORY IN A COMPUTER SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/002087
[patent_app_country] => US
[patent_app_date] => 2018-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4349
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16002087
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/002087 | Managing memory in a computer system | Jun 6, 2018 | Issued |
Array
(
[id] => 14330415
[patent_doc_number] => 10296225
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-21
[patent_title] => Storage controller and method of operating the same
[patent_app_type] => utility
[patent_app_number] => 15/977883
[patent_app_country] => US
[patent_app_date] => 2018-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 7399
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15977883
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/977883 | Storage controller and method of operating the same | May 10, 2018 | Issued |
Array
(
[id] => 14298357
[patent_doc_number] => 10289305
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-14
[patent_title] => Enhanced read recovery based on write time information
[patent_app_type] => utility
[patent_app_number] => 15/971871
[patent_app_country] => US
[patent_app_date] => 2018-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9484
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15971871
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/971871 | Enhanced read recovery based on write time information | May 3, 2018 | Issued |
Array
(
[id] => 13540621
[patent_doc_number] => 20180321857
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => Dirty Data Management for Hybrid Drives
[patent_app_type] => utility
[patent_app_number] => 15/954344
[patent_app_country] => US
[patent_app_date] => 2018-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12210
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15954344
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/954344 | Dirty data management for hybrid drives | Apr 15, 2018 | Issued |
Array
(
[id] => 14022265
[patent_doc_number] => 20190073126
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-07
[patent_title] => MEMORY SYSTEM AND OPERATING METHOD OF THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/946358
[patent_app_country] => US
[patent_app_date] => 2018-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18633
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15946358
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/946358 | MEMORY SYSTEM AND OPERATING METHOD OF THE SAME | Apr 4, 2018 | Abandoned |
Array
(
[id] => 14966937
[patent_doc_number] => 20190310947
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-10
[patent_title] => MEMORY ACCESS BASED I/O OPERATIONS
[patent_app_type] => utility
[patent_app_number] => 15/946079
[patent_app_country] => US
[patent_app_date] => 2018-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11953
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15946079
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/946079 | Memory access based I/O operations | Apr 4, 2018 | Issued |
Array
(
[id] => 15012341
[patent_doc_number] => 10452309
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-22
[patent_title] => Method and device operating a memory device
[patent_app_type] => utility
[patent_app_number] => 15/946472
[patent_app_country] => US
[patent_app_date] => 2018-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 7826
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15946472
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/946472 | Method and device operating a memory device | Apr 4, 2018 | Issued |
Array
(
[id] => 13905827
[patent_doc_number] => 20190042118
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-07
[patent_title] => SIDE-CHANNEL ATTACK RESISTANT FUSE PROGRAMMING
[patent_app_type] => utility
[patent_app_number] => 15/940799
[patent_app_country] => US
[patent_app_date] => 2018-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7163
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15940799
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/940799 | Side-channel attack resistant fuse programming | Mar 28, 2018 | Issued |
Array
(
[id] => 13448763
[patent_doc_number] => 20180275924
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-27
[patent_title] => MULTI-RANK SDRAM CONTROL METHOD AND SDRAM CONTROLLER
[patent_app_type] => utility
[patent_app_number] => 15/928394
[patent_app_country] => US
[patent_app_date] => 2018-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11513
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15928394
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/928394 | Multi-rank SDRAM control method and SDRAM controller | Mar 21, 2018 | Issued |
Array
(
[id] => 13933661
[patent_doc_number] => 20190050346
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-14
[patent_title] => CACHE MEMORY WITH SCRUBBER LOGIC
[patent_app_type] => utility
[patent_app_number] => 15/920145
[patent_app_country] => US
[patent_app_date] => 2018-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5085
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15920145
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/920145 | Cache memory with scrubber logic | Mar 12, 2018 | Issued |
Array
(
[id] => 15854469
[patent_doc_number] => 10642517
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-05
[patent_title] => Adjustable performance parameters for SSDs
[patent_app_type] => utility
[patent_app_number] => 15/920422
[patent_app_country] => US
[patent_app_date] => 2018-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7587
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15920422
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/920422 | Adjustable performance parameters for SSDs | Mar 12, 2018 | Issued |
Array
(
[id] => 14872227
[patent_doc_number] => 20190286355
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-19
[patent_title] => HYBRID STORAGE DEVICE PARTITIONS WITH STORAGE TIERS
[patent_app_type] => utility
[patent_app_number] => 15/920264
[patent_app_country] => US
[patent_app_date] => 2018-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6631
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15920264
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/920264 | Hybrid storage device partitions with storage tiers | Mar 12, 2018 | Issued |
Array
(
[id] => 14735357
[patent_doc_number] => 10387078
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-08-20
[patent_title] => Adaptive control of host queue depth for command submission throttling using data storage controller
[patent_app_type] => utility
[patent_app_number] => 15/920056
[patent_app_country] => US
[patent_app_date] => 2018-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 15209
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15920056
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/920056 | Adaptive control of host queue depth for command submission throttling using data storage controller | Mar 12, 2018 | Issued |
Array
(
[id] => 12914743
[patent_doc_number] => 20180196757
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-12
[patent_title] => VIRTUAL ADDRESS TABLE
[patent_app_type] => utility
[patent_app_number] => 15/911786
[patent_app_country] => US
[patent_app_date] => 2018-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15664
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15911786
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/911786 | Virtual address table | Mar 4, 2018 | Issued |