
Sinh N. Tran
Supervisory Patent Examiner (ID: 11151, Phone: (571)272-7564 , Office: P/2661 )
| Most Active Art Unit | 2608 |
| Art Unit(s) | 2608, 2504, 2743, 2661, 2644, 2615, 2747, 2643, 2651, 2696, 2622, 2605, 2637 |
| Total Applications | 603 |
| Issued Applications | 455 |
| Pending Applications | 49 |
| Abandoned Applications | 101 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 2778468
[patent_doc_number] => 05132552
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-07-21
[patent_title] => 'Linear interpolator'
[patent_app_type] => 1
[patent_app_number] => 7/743789
[patent_app_country] => US
[patent_app_date] => 1991-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 23
[patent_no_of_words] => 4620
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/132/05132552.pdf
[firstpage_image] =>[orig_patent_app_number] => 743789
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/743789 | Linear interpolator | Aug 11, 1991 | Issued |
Array
(
[id] => 2863824
[patent_doc_number] => 05166561
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-11-24
[patent_title] => 'Active intelligent termination'
[patent_app_type] => 1
[patent_app_number] => 7/735730
[patent_app_country] => US
[patent_app_date] => 1991-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1434
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/166/05166561.pdf
[firstpage_image] =>[orig_patent_app_number] => 735730
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/735730 | Active intelligent termination | Jul 24, 1991 | Issued |
Array
(
[id] => 2939152
[patent_doc_number] => 05196744
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-03-23
[patent_title] => 'Peak clipping circuit'
[patent_app_type] => 1
[patent_app_number] => 7/733857
[patent_app_country] => US
[patent_app_date] => 1991-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 1346
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/196/05196744.pdf
[firstpage_image] =>[orig_patent_app_number] => 733857
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/733857 | Peak clipping circuit | Jul 21, 1991 | Issued |
Array
(
[id] => 2806791
[patent_doc_number] => 05124594
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-06-23
[patent_title] => 'Digital phase comparator for use in a phase lock loop'
[patent_app_type] => 1
[patent_app_number] => 7/731322
[patent_app_country] => US
[patent_app_date] => 1991-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 6321
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/124/05124594.pdf
[firstpage_image] =>[orig_patent_app_number] => 731322
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/731322 | Digital phase comparator for use in a phase lock loop | Jul 16, 1991 | Issued |
Array
(
[id] => 2891073
[patent_doc_number] => 05214322
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-05-25
[patent_title] => 'High voltage CMOS power driver'
[patent_app_type] => 1
[patent_app_number] => 7/730358
[patent_app_country] => US
[patent_app_date] => 1991-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3638
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/214/05214322.pdf
[firstpage_image] =>[orig_patent_app_number] => 730358
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/730358 | High voltage CMOS power driver | Jul 14, 1991 | Issued |
Array
(
[id] => 2982676
[patent_doc_number] => 05256980
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-10-26
[patent_title] => 'Frequency synthesizer incorporating vernier phase adjuster'
[patent_app_type] => 1
[patent_app_number] => 7/727642
[patent_app_country] => US
[patent_app_date] => 1991-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4041
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/256/05256980.pdf
[firstpage_image] =>[orig_patent_app_number] => 727642
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/727642 | Frequency synthesizer incorporating vernier phase adjuster | Jul 8, 1991 | Issued |
Array
(
[id] => 2913587
[patent_doc_number] => 05216374
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-06-01
[patent_title] => 'Frequency synthesizer utilizing pulse-width modulation of digital VCO control signal'
[patent_app_type] => 1
[patent_app_number] => 7/725582
[patent_app_country] => US
[patent_app_date] => 1991-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2215
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/216/05216374.pdf
[firstpage_image] =>[orig_patent_app_number] => 725582
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/725582 | Frequency synthesizer utilizing pulse-width modulation of digital VCO control signal | Jul 2, 1991 | Issued |
Array
(
[id] => 2936481
[patent_doc_number] => 05233236
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-08-03
[patent_title] => 'Method and device for compensating drift in a semiconductor element'
[patent_app_type] => 1
[patent_app_number] => 7/720473
[patent_app_country] => US
[patent_app_date] => 1991-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 644
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/233/05233236.pdf
[firstpage_image] =>[orig_patent_app_number] => 720473
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/720473 | Method and device for compensating drift in a semiconductor element | Jun 24, 1991 | Issued |
Array
(
[id] => 2824847
[patent_doc_number] => 05168182
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-12-01
[patent_title] => '0-100% duty cycle, transformer isolated FET driver'
[patent_app_type] => 1
[patent_app_number] => 7/720108
[patent_app_country] => US
[patent_app_date] => 1991-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2613
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/168/05168182.pdf
[firstpage_image] =>[orig_patent_app_number] => 720108
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/720108 | 0-100% duty cycle, transformer isolated FET driver | Jun 23, 1991 | Issued |
Array
(
[id] => 2781451
[patent_doc_number] => 05151662
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-09-29
[patent_title] => 'Circuit and method of signal differentiation'
[patent_app_type] => 1
[patent_app_number] => 7/720069
[patent_app_country] => US
[patent_app_date] => 1991-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2031
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/151/05151662.pdf
[firstpage_image] =>[orig_patent_app_number] => 720069
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/720069 | Circuit and method of signal differentiation | Jun 23, 1991 | Issued |
Array
(
[id] => 2893911
[patent_doc_number] => 05239209
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-08-24
[patent_title] => 'Zero crossing detection circuit'
[patent_app_type] => 1
[patent_app_number] => 7/716074
[patent_app_country] => US
[patent_app_date] => 1991-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4011
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/239/05239209.pdf
[firstpage_image] =>[orig_patent_app_number] => 716074
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/716074 | Zero crossing detection circuit | Jun 16, 1991 | Issued |
Array
(
[id] => 2958483
[patent_doc_number] => 05231313
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-07-27
[patent_title] => 'Delay circuit'
[patent_app_type] => 1
[patent_app_number] => 7/710606
[patent_app_country] => US
[patent_app_date] => 1991-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 2375
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/231/05231313.pdf
[firstpage_image] =>[orig_patent_app_number] => 710606
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/710606 | Delay circuit | Jun 4, 1991 | Issued |
| 07/709245 | LOW VOLTAGE, SIMPLIFIED AND TEMPERATURE-COMPENSATED LOGARITHMIC DETECTOR | Jun 2, 1991 | Abandoned |
Array
(
[id] => 2955649
[patent_doc_number] => 05221907
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-06-22
[patent_title] => 'Pseudo logarithmic analog step adder'
[patent_app_type] => 1
[patent_app_number] => 7/709470
[patent_app_country] => US
[patent_app_date] => 1991-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2886
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/221/05221907.pdf
[firstpage_image] =>[orig_patent_app_number] => 709470
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/709470 | Pseudo logarithmic analog step adder | Jun 2, 1991 | Issued |
Array
(
[id] => 2787747
[patent_doc_number] => 05164615
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-11-17
[patent_title] => 'Method and apparatus for zero temperature coefficient reference voltage devices'
[patent_app_type] => 1
[patent_app_number] => 7/709320
[patent_app_country] => US
[patent_app_date] => 1991-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 11
[patent_no_of_words] => 3955
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/164/05164615.pdf
[firstpage_image] =>[orig_patent_app_number] => 709320
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/709320 | Method and apparatus for zero temperature coefficient reference voltage devices | Jun 2, 1991 | Issued |
Array
(
[id] => 2852027
[patent_doc_number] => 05107150
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-04-21
[patent_title] => 'Analog multiplier'
[patent_app_type] => 1
[patent_app_number] => 7/710033
[patent_app_country] => US
[patent_app_date] => 1991-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6117
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 360
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/107/05107150.pdf
[firstpage_image] =>[orig_patent_app_number] => 710033
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/710033 | Analog multiplier | May 30, 1991 | Issued |
Array
(
[id] => 2916832
[patent_doc_number] => 05237222
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-08-17
[patent_title] => 'Comparator circuit for an integrator'
[patent_app_type] => 1
[patent_app_number] => 7/707481
[patent_app_country] => US
[patent_app_date] => 1991-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 1587
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/237/05237222.pdf
[firstpage_image] =>[orig_patent_app_number] => 707481
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/707481 | Comparator circuit for an integrator | May 29, 1991 | Issued |
Array
(
[id] => 2840631
[patent_doc_number] => 05120995
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-06-09
[patent_title] => 'Switched peak detector'
[patent_app_type] => 1
[patent_app_number] => 7/706702
[patent_app_country] => US
[patent_app_date] => 1991-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2308
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 295
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/120/05120995.pdf
[firstpage_image] =>[orig_patent_app_number] => 706702
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/706702 | Switched peak detector | May 28, 1991 | Issued |
Array
(
[id] => 2873740
[patent_doc_number] => 05153526
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-10-06
[patent_title] => 'Numerical control type oscillator apparatus'
[patent_app_type] => 1
[patent_app_number] => 7/704360
[patent_app_country] => US
[patent_app_date] => 1991-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2050
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/153/05153526.pdf
[firstpage_image] =>[orig_patent_app_number] => 704360
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/704360 | Numerical control type oscillator apparatus | May 22, 1991 | Issued |
| 07/698821 | LEVEL DETECTING CIRCUIT | May 12, 1991 | Abandoned |