Son Luu Mai

Array ( [id] => 5827184 [patent_doc_number] => 20020067642 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-06-06 [patent_title] => 'Semiconductor memory' [patent_app_type] => new [patent_app_number] => 09/962147 [patent_app_country] => US [patent_app_date] => 2001-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 3491 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0067/20020067642.pdf [firstpage_image] =>[orig_patent_app_number] => 09962147 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5800006 [patent_doc_number] => 20020008985 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-24 [patent_title] => 'Die architecture accommodating high-speed semiconductor devices' [patent_app_type] => new [patent_app_number] => 09/964134 [patent_app_country] => US [patent_app_date] => 2001-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 3306 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0008/20020008985.pdf [firstpage_image] =>[orig_patent_app_number] => 09964134 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 710442 [patent_doc_number] => 07061782 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-13 [patent_title] => 'Content addressable memory (CAM) for data lookups in a data processing system' [patent_app_type] => utility [patent_app_number] => 09/962052 [patent_app_country] => US [patent_app_date] => 2001-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5090 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/061/07061782.pdf [firstpage_image] =>[orig_patent_app_number] => 09962052 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1431684 [patent_doc_number] => 06504758 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-01-07 [patent_title] => 'Control circuit for a variable-voltage regulator of a nonvolatile memory with hierarchical row decoding' [patent_app_type] => B2 [patent_app_number] => 09/960851 [patent_app_country] => US [patent_app_date] => 2001-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4797 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/504/06504758.pdf [firstpage_image] =>[orig_patent_app_number] => 09960851 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1425212 [patent_doc_number] => 06512700 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-28 [patent_title] => 'Non-volatile memory cell having channel initiated secondary electron injection programming mechanism' [patent_app_type] => B1 [patent_app_number] => 09/956646 [patent_app_country] => US [patent_app_date] => 2001-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3613 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/512/06512700.pdf [firstpage_image] =>[orig_patent_app_number] => 09956646 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5800019 [patent_doc_number] => 20020008990 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-24 [patent_title] => 'Nonvolatile semiconductor memory device' [patent_app_type] => new [patent_app_number] => 09/953687 [patent_app_country] => US [patent_app_date] => 2001-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 39 [patent_figures_cnt] => 39 [patent_no_of_words] => 23976 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0008/20020008990.pdf [firstpage_image] =>[orig_patent_app_number] => 09953687 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1429200 [patent_doc_number] => 06515887 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-02-04 [patent_title] => 'Semiconductor memory device' [patent_app_type] => B2 [patent_app_number] => 09/950650 [patent_app_country] => US [patent_app_date] => 2001-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 4757 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/515/06515887.pdf [firstpage_image] =>[orig_patent_app_number] => 09950650 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1593644 [patent_doc_number] => 06483772 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-11-19 [patent_title] => 'Semiconductor memory device capable of masking data to be written' [patent_app_type] => B2 [patent_app_number] => 09/951230 [patent_app_country] => US [patent_app_date] => 2001-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 13 [patent_no_of_words] => 6581 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/483/06483772.pdf [firstpage_image] =>[orig_patent_app_number] => 09951230 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1507422 [patent_doc_number] => 06466503 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-10-15 [patent_title] => 'Semiconductor memory with current distributor' [patent_app_type] => B2 [patent_app_number] => 09/949652 [patent_app_country] => US [patent_app_date] => 2001-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7141 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/466/06466503.pdf [firstpage_image] =>[orig_patent_app_number] => 09949652 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5872762 [patent_doc_number] => 20020048201 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-04-25 [patent_title] => 'First-in, first-out (FIFO) memory cell architecture' [patent_app_type] => new [patent_app_number] => 09/948146 [patent_app_country] => US [patent_app_date] => 2001-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1125 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0048/20020048201.pdf [firstpage_image] =>[orig_patent_app_number] => 09948146 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1600162 [patent_doc_number] => 06493281 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-12-10 [patent_title] => 'Semiconductor device, method for refreshing the same, system memory, and electronics apparatus' [patent_app_type] => B2 [patent_app_number] => 09/945651 [patent_app_country] => US [patent_app_date] => 2001-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 13648 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/493/06493281.pdf [firstpage_image] =>[orig_patent_app_number] => 09945651 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1354052 [patent_doc_number] => 06587371 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-01 [patent_title] => 'Memory device having wide margin of data reading operation, for storing data by change in electric resistance value' [patent_app_type] => B1 [patent_app_number] => 09/944346 [patent_app_country] => US [patent_app_date] => 2001-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 26 [patent_no_of_words] => 15614 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/587/06587371.pdf [firstpage_image] =>[orig_patent_app_number] => 09944346 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6400434 [patent_doc_number] => 20020036940 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-03-28 [patent_title] => 'Semiconductor memory device' [patent_app_type] => new [patent_app_number] => 09/942947 [patent_app_country] => US [patent_app_date] => 2001-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5215 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0036/20020036940.pdf [firstpage_image] =>[orig_patent_app_number] => 09942947 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1427889 [patent_doc_number] => 06519192 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-02-11 [patent_title] => 'Semiconductor memory device having a large band width and allowing efficient execution of redundant repair' [patent_app_type] => B2 [patent_app_number] => 09/943010 [patent_app_country] => US [patent_app_date] => 2001-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 27 [patent_no_of_words] => 17268 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/519/06519192.pdf [firstpage_image] =>[orig_patent_app_number] => 09943010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1285177 [patent_doc_number] => 06646902 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-11-11 [patent_title] => 'Method of retaining memory state in a programmable conductor RAM' [patent_app_type] => B2 [patent_app_number] => 09/941648 [patent_app_country] => US [patent_app_date] => 2001-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3429 [patent_no_of_claims] => 111 [patent_no_of_ind_claims] => 38 [patent_words_short_claim] => 32 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/646/06646902.pdf [firstpage_image] =>[orig_patent_app_number] => 09941648 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1478430 [patent_doc_number] => 06388915 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-14 [patent_title] => 'Method for driving semiconductor memory' [patent_app_type] => B1 [patent_app_number] => 09/941650 [patent_app_country] => US [patent_app_date] => 2001-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 9661 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 299 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/388/06388915.pdf [firstpage_image] =>[orig_patent_app_number] => 09941650 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1523350 [patent_doc_number] => 06414882 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-02 [patent_title] => 'Low voltage charge pump apparatus and method' [patent_app_type] => B1 [patent_app_number] => 09/944948 [patent_app_country] => US [patent_app_date] => 2001-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 4608 [patent_no_of_claims] => 53 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/414/06414882.pdf [firstpage_image] =>[orig_patent_app_number] => 09944948 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6749099 [patent_doc_number] => 20030043619 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-06 [patent_title] => 'Single ended row select for a MRAM device' [patent_app_type] => new [patent_app_number] => 09/941646 [patent_app_country] => US [patent_app_date] => 2001-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2372 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0043/20030043619.pdf [firstpage_image] =>[orig_patent_app_number] => 09941646 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1454454 [patent_doc_number] => 06456557 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-24 [patent_title] => 'Voltage regulator for memory device' [patent_app_type] => B1 [patent_app_number] => 09/941451 [patent_app_country] => US [patent_app_date] => 2001-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 14 [patent_no_of_words] => 6994 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/456/06456557.pdf [firstpage_image] =>[orig_patent_app_number] => 09941451 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6488886 [patent_doc_number] => 20020024847 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-28 [patent_title] => 'Semiconductor device having memory' [patent_app_type] => new [patent_app_number] => 09/929354 [patent_app_country] => US [patent_app_date] => 2001-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3514 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 29 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20020024847.pdf [firstpage_image] =>[orig_patent_app_number] => 09929354 [rel_patent_id] =>[rel_patent_doc_number] =>)