Son Luu Mai

Array ( [id] => 1499174 [patent_doc_number] => 06404665 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-11 [patent_title] => 'Compositionally modified resistive electrode' [patent_app_type] => B1 [patent_app_number] => 09/675803 [patent_app_country] => US [patent_app_date] => 2000-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 17 [patent_no_of_words] => 6492 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/404/06404665.pdf [firstpage_image] =>[orig_patent_app_number] => 09675803 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1433809 [patent_doc_number] => 06341099 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-22 [patent_title] => 'Reducing power consumption in a data storage device' [patent_app_type] => B1 [patent_app_number] => 09/672950 [patent_app_country] => US [patent_app_date] => 2000-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1399 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/341/06341099.pdf [firstpage_image] =>[orig_patent_app_number] => 09672950 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1536920 [patent_doc_number] => 06411559 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-25 [patent_title] => 'Semiconductor memory device including a sense amplifier' [patent_app_type] => B1 [patent_app_number] => 09/671648 [patent_app_country] => US [patent_app_date] => 2000-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5006 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/411/06411559.pdf [firstpage_image] =>[orig_patent_app_number] => 09671648 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1564279 [patent_doc_number] => 06438048 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-20 [patent_title] => 'Nonvolatile memory and high speed memory test method' [patent_app_type] => B1 [patent_app_number] => 09/670248 [patent_app_country] => US [patent_app_date] => 2000-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 4851 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/438/06438048.pdf [firstpage_image] =>[orig_patent_app_number] => 09670248 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1450028 [patent_doc_number] => 06370065 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-09 [patent_title] => 'Serial sequencing of automatic program disturb erase verify during a fast erase mode' [patent_app_type] => B1 [patent_app_number] => 09/667347 [patent_app_country] => US [patent_app_date] => 2000-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3762 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/370/06370065.pdf [firstpage_image] =>[orig_patent_app_number] => 09667347 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4384137 [patent_doc_number] => 06288935 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-11 [patent_title] => 'Nonvolatile semiconductor memory device for storing multivalued data' [patent_app_type] => 1 [patent_app_number] => 9/664546 [patent_app_country] => US [patent_app_date] => 2000-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 31 [patent_no_of_words] => 13131 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/288/06288935.pdf [firstpage_image] =>[orig_patent_app_number] => 664546 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4317773 [patent_doc_number] => 06327187 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-04 [patent_title] => 'EPROM and flash memory cells with source-side injection and a gate dielectric that traps hot electrons during programming' [patent_app_type] => 1 [patent_app_number] => 9/665612 [patent_app_country] => US [patent_app_date] => 2000-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2444 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/327/06327187.pdf [firstpage_image] =>[orig_patent_app_number] => 665612 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1525642 [patent_doc_number] => 06353566 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-05 [patent_title] => 'System and method for tracking sensing speed by an equalization pulse for a high density flash memory device' [patent_app_type] => B1 [patent_app_number] => 09/663552 [patent_app_country] => US [patent_app_date] => 2000-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 6041 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/353/06353566.pdf [firstpage_image] =>[orig_patent_app_number] => 09663552 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1454318 [patent_doc_number] => 06456525 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-24 [patent_title] => 'Short-tolerant resistive cross point array' [patent_app_type] => B1 [patent_app_number] => 09/663752 [patent_app_country] => US [patent_app_date] => 2000-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 5596 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 26 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/456/06456525.pdf [firstpage_image] =>[orig_patent_app_number] => 09663752 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1499178 [patent_doc_number] => 06404666 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-11 [patent_title] => 'Read only memory having correction current supplying circuit' [patent_app_type] => B1 [patent_app_number] => 09/662650 [patent_app_country] => US [patent_app_date] => 2000-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5702 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/404/06404666.pdf [firstpage_image] =>[orig_patent_app_number] => 09662650 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4383883 [patent_doc_number] => 06288923 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-11 [patent_title] => 'Semiconductor memory mounted with cache memory' [patent_app_type] => 1 [patent_app_number] => 9/661552 [patent_app_country] => US [patent_app_date] => 2000-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 24 [patent_no_of_words] => 4548 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/288/06288923.pdf [firstpage_image] =>[orig_patent_app_number] => 661552 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4326092 [patent_doc_number] => 06317355 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Nonvolatile ferroelectric memory device with column redundancy circuit and method for relieving failed address thereof' [patent_app_type] => 1 [patent_app_number] => 9/661650 [patent_app_country] => US [patent_app_date] => 2000-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 12998 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/317/06317355.pdf [firstpage_image] =>[orig_patent_app_number] => 661650 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4327134 [patent_doc_number] => 06243282 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-05 [patent_title] => 'Apparatus for on-board programming of serial EEPROMs' [patent_app_type] => 1 [patent_app_number] => 9/659471 [patent_app_country] => US [patent_app_date] => 2000-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2785 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/243/06243282.pdf [firstpage_image] =>[orig_patent_app_number] => 659471 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4374241 [patent_doc_number] => 06256252 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-03 [patent_title] => 'Memory-embedded semiconductor integrated circuit device having low power consumption' [patent_app_type] => 1 [patent_app_number] => 9/659552 [patent_app_country] => US [patent_app_date] => 2000-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 38 [patent_no_of_words] => 15052 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/256/06256252.pdf [firstpage_image] =>[orig_patent_app_number] => 659552 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4339158 [patent_doc_number] => 06330184 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-11 [patent_title] => 'Method of operating a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/659105 [patent_app_country] => US [patent_app_date] => 2000-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 4369 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/330/06330184.pdf [firstpage_image] =>[orig_patent_app_number] => 659105 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4393297 [patent_doc_number] => 06304494 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-16 [patent_title] => 'Semiconductor device with decreased power consumption' [patent_app_type] => 1 [patent_app_number] => 9/657146 [patent_app_country] => US [patent_app_date] => 2000-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 21 [patent_no_of_words] => 12821 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/304/06304494.pdf [firstpage_image] =>[orig_patent_app_number] => 657146 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4344507 [patent_doc_number] => 06314012 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-06 [patent_title] => 'Die architecture accommodating high-speed semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 9/652587 [patent_app_country] => US [patent_app_date] => 2000-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3242 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/314/06314012.pdf [firstpage_image] =>[orig_patent_app_number] => 652587 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4418987 [patent_doc_number] => 06301142 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-09 [patent_title] => 'Die architecture accomodating high-speed semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 9/652586 [patent_app_country] => US [patent_app_date] => 2000-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3246 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/301/06301142.pdf [firstpage_image] =>[orig_patent_app_number] => 652586 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1536894 [patent_doc_number] => 06411553 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-25 [patent_title] => 'Single ended data bus equilibration scheme' [patent_app_type] => B1 [patent_app_number] => 09/653249 [patent_app_country] => US [patent_app_date] => 2000-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 3613 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/411/06411553.pdf [firstpage_image] =>[orig_patent_app_number] => 09653249 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4341713 [patent_doc_number] => 06320779 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'Die architecture accommodating high-speed semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 9/652839 [patent_app_country] => US [patent_app_date] => 2000-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3243 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/320/06320779.pdf [firstpage_image] =>[orig_patent_app_number] => 652839 [rel_patent_id] =>[rel_patent_doc_number] =>)