Son Luu Mai

Array ( [id] => 4296312 [patent_doc_number] => 06211697 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-03 [patent_title] => 'Integrated circuit that includes a field-programmable gate array and a hard gate array having the same underlying structure' [patent_app_type] => 1 [patent_app_number] => 9/318198 [patent_app_country] => US [patent_app_date] => 1999-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 21 [patent_no_of_words] => 8650 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/211/06211697.pdf [firstpage_image] =>[orig_patent_app_number] => 318198 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4265969 [patent_doc_number] => 06208557 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-27 [patent_title] => 'EPROM and flash memory cells with source-side injection and a gate dielectric that traps hot electrons during programming' [patent_app_type] => 1 [patent_app_number] => 9/316445 [patent_app_country] => US [patent_app_date] => 1999-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2444 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/208/06208557.pdf [firstpage_image] =>[orig_patent_app_number] => 316445 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4252295 [patent_doc_number] => 06166967 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-26 [patent_title] => 'Multi-bank testing apparatus for a synchronous DRAM' [patent_app_type] => 1 [patent_app_number] => 9/316389 [patent_app_country] => US [patent_app_date] => 1999-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 4133 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/166/06166967.pdf [firstpage_image] =>[orig_patent_app_number] => 316389 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4247254 [patent_doc_number] => 06118701 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-12 [patent_title] => 'Method and apparatus capable of trimming a nonvolatile semiconductor storage device without any superfluous pads or terminals' [patent_app_type] => 1 [patent_app_number] => 9/313989 [patent_app_country] => US [patent_app_date] => 1999-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3885 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/118/06118701.pdf [firstpage_image] =>[orig_patent_app_number] => 313989 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4110686 [patent_doc_number] => 06067254 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-23 [patent_title] => 'Method to avoid program disturb and allow shrinking the cell size in split gate flash memory' [patent_app_type] => 1 [patent_app_number] => 9/314590 [patent_app_country] => US [patent_app_date] => 1999-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3030 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 333 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/067/06067254.pdf [firstpage_image] =>[orig_patent_app_number] => 314590 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4093316 [patent_doc_number] => 06055179 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-25 [patent_title] => 'Memory device utilizing giant magnetoresistance effect' [patent_app_type] => 1 [patent_app_number] => 9/312845 [patent_app_country] => US [patent_app_date] => 1999-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 29 [patent_no_of_words] => 16926 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/055/06055179.pdf [firstpage_image] =>[orig_patent_app_number] => 312845 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4326121 [patent_doc_number] => 06317357 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Vertical bipolar read access for low voltage memory cell' [patent_app_type] => 1 [patent_app_number] => 9/328074 [patent_app_country] => US [patent_app_date] => 1999-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 3921 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/317/06317357.pdf [firstpage_image] =>[orig_patent_app_number] => 328074 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4229622 [patent_doc_number] => 06111779 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Cell structure for low electric power static RAM' [patent_app_type] => 1 [patent_app_number] => 9/304643 [patent_app_country] => US [patent_app_date] => 1999-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 1890 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/111/06111779.pdf [firstpage_image] =>[orig_patent_app_number] => 304643 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4273091 [patent_doc_number] => 06205082 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-20 [patent_title] => 'LSI device with memory and logics mounted thereon' [patent_app_type] => 1 [patent_app_number] => 9/304589 [patent_app_country] => US [patent_app_date] => 1999-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 29 [patent_no_of_words] => 10615 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/205/06205082.pdf [firstpage_image] =>[orig_patent_app_number] => 304589 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4110050 [patent_doc_number] => 06097621 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-01 [patent_title] => 'Memory cell array architecture for random access memory device' [patent_app_type] => 1 [patent_app_number] => 9/302645 [patent_app_country] => US [patent_app_date] => 1999-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 5259 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/097/06097621.pdf [firstpage_image] =>[orig_patent_app_number] => 302645 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4418908 [patent_doc_number] => 06240035 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-29 [patent_title] => 'Semiconductor integrated circuit device and method of activating the same' [patent_app_type] => 1 [patent_app_number] => 9/302437 [patent_app_country] => US [patent_app_date] => 1999-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 23 [patent_no_of_words] => 20088 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/240/06240035.pdf [firstpage_image] =>[orig_patent_app_number] => 302437 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4126824 [patent_doc_number] => RE036851 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-05 [patent_title] => 'Method and circuit for shortcircuiting data transfer lines and semiconductor memory device having the circuit' [patent_app_type] => 2 [patent_app_number] => 9/300601 [patent_app_country] => US [patent_app_date] => 1999-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 25 [patent_no_of_words] => 14634 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 25 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/036/RE036851.pdf [firstpage_image] =>[orig_patent_app_number] => 300601 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4047626 [patent_doc_number] => 05995402 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-30 [patent_title] => 'Die architecture accommodating high-speed semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 9/301643 [patent_app_country] => US [patent_app_date] => 1999-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3243 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/995/05995402.pdf [firstpage_image] =>[orig_patent_app_number] => 301643 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4419923 [patent_doc_number] => 06229728 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-08 [patent_title] => 'Ferroelectric memory and method of testing the same' [patent_app_type] => 1 [patent_app_number] => 9/296544 [patent_app_country] => US [patent_app_date] => 1999-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 16 [patent_no_of_words] => 5065 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/229/06229728.pdf [firstpage_image] =>[orig_patent_app_number] => 296544 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4252370 [patent_doc_number] => 06166972 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-26 [patent_title] => 'Semiconductor memory device and defect repair method for semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/292355 [patent_app_country] => US [patent_app_date] => 1999-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 30 [patent_no_of_words] => 13738 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/166/06166972.pdf [firstpage_image] =>[orig_patent_app_number] => 292355 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4140008 [patent_doc_number] => 06128214 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-03 [patent_title] => 'Molecular wire crossbar memory' [patent_app_type] => 1 [patent_app_number] => 9/280189 [patent_app_country] => US [patent_app_date] => 1999-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 15 [patent_no_of_words] => 6132 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/128/06128214.pdf [firstpage_image] =>[orig_patent_app_number] => 280189 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4273003 [patent_doc_number] => 06205076 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-20 [patent_title] => 'Destructive read type memory circuit, restoring circuit for the same and sense amplifier' [patent_app_type] => 1 [patent_app_number] => 9/276690 [patent_app_country] => US [patent_app_date] => 1999-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 38 [patent_no_of_words] => 19881 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/205/06205076.pdf [firstpage_image] =>[orig_patent_app_number] => 276690 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4145509 [patent_doc_number] => 06147919 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-14 [patent_title] => 'Semiconductor memory employing direct-type sense amplifiers capable of realizing high-speed access' [patent_app_type] => 1 [patent_app_number] => 9/274245 [patent_app_country] => US [patent_app_date] => 1999-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 26 [patent_no_of_words] => 8783 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/147/06147919.pdf [firstpage_image] =>[orig_patent_app_number] => 274245 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4417538 [patent_doc_number] => 06172919 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-09 [patent_title] => 'Semiconductor memory device with independently controlled reading and writing time periods' [patent_app_type] => 1 [patent_app_number] => 9/273845 [patent_app_country] => US [patent_app_date] => 1999-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4021 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 310 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/172/06172919.pdf [firstpage_image] =>[orig_patent_app_number] => 273845 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4197105 [patent_doc_number] => 06094374 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-25 [patent_title] => 'Nonvolatile semiconductor memory device including sense amplifier having verification circuit' [patent_app_type] => 1 [patent_app_number] => 9/272344 [patent_app_country] => US [patent_app_date] => 1999-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3981 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/094/06094374.pdf [firstpage_image] =>[orig_patent_app_number] => 272344 [rel_patent_id] =>[rel_patent_doc_number] =>)