Son Luu Mai

Array ( [id] => 3772321 [patent_doc_number] => 05742542 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-21 [patent_title] => 'Non-volatile memory cells using only positive charge to store data' [patent_app_type] => 1 [patent_app_number] => 8/497992 [patent_app_country] => US [patent_app_date] => 1995-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 4128 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 261 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/742/05742542.pdf [firstpage_image] =>[orig_patent_app_number] => 497992 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3669939 [patent_doc_number] => 05648931 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-15 [patent_title] => 'High speed synchronous logic data latch apparatus' [patent_app_type] => 1 [patent_app_number] => 8/494998 [patent_app_country] => US [patent_app_date] => 1995-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 73 [patent_no_of_words] => 4933 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/648/05648931.pdf [firstpage_image] =>[orig_patent_app_number] => 494998 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3633350 [patent_doc_number] => 05594716 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Optical disk substrate and optical disk employing said optical disk substrate' [patent_app_type] => 1 [patent_app_number] => 8/494178 [patent_app_country] => US [patent_app_date] => 1995-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 10544 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/594/05594716.pdf [firstpage_image] =>[orig_patent_app_number] => 494178 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3507677 [patent_doc_number] => 05532966 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-02 [patent_title] => 'Random access memory redundancy circuit employing fusible links' [patent_app_type] => 1 [patent_app_number] => 8/490196 [patent_app_country] => US [patent_app_date] => 1995-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4556 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/532/05532966.pdf [firstpage_image] =>[orig_patent_app_number] => 490196 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3608507 [patent_doc_number] => 05559733 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-24 [patent_title] => 'Memory with ferroelectric capacitor connectable to transistor gate' [patent_app_type] => 1 [patent_app_number] => 8/482765 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 23 [patent_no_of_words] => 7530 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/559/05559733.pdf [firstpage_image] =>[orig_patent_app_number] => 482765 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3867092 [patent_doc_number] => 05768206 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-16 [patent_title] => 'Circuit and method for biasing bit lines' [patent_app_type] => 1 [patent_app_number] => 8/484491 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 9 [patent_no_of_words] => 2422 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/768/05768206.pdf [firstpage_image] =>[orig_patent_app_number] => 484491 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3633034 [patent_doc_number] => 05594696 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Improvemetns in a detection circuit with a level shifting circuit' [patent_app_type] => 1 [patent_app_number] => 8/487841 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 15219 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/594/05594696.pdf [firstpage_image] =>[orig_patent_app_number] => 487841 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3678567 [patent_doc_number] => 05600605 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-04 [patent_title] => 'Auto-activate on synchronous dynamic random access memory' [patent_app_type] => 1 [patent_app_number] => 8/481920 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5834 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/600/05600605.pdf [firstpage_image] =>[orig_patent_app_number] => 481920 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3636494 [patent_doc_number] => 05621686 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-15 [patent_title] => 'Multiply and divide current mirror' [patent_app_type] => 1 [patent_app_number] => 8/480797 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2028 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/621/05621686.pdf [firstpage_image] =>[orig_patent_app_number] => 480797 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3703254 [patent_doc_number] => 05650964 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-22 [patent_title] => 'Method of inhibiting degradation of ultra short channel charge-carrying devices during discharge' [patent_app_type] => 1 [patent_app_number] => 8/486192 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 21 [patent_no_of_words] => 4489 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/650/05650964.pdf [firstpage_image] =>[orig_patent_app_number] => 486192 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3582984 [patent_doc_number] => 05539724 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-23 [patent_title] => 'Optical disk having wobbled, discontinuous grooves' [patent_app_type] => 1 [patent_app_number] => 8/471615 [patent_app_country] => US [patent_app_date] => 1995-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3601 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/539/05539724.pdf [firstpage_image] =>[orig_patent_app_number] => 471615 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3582428 [patent_doc_number] => 05539689 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-23 [patent_title] => 'Nonvolatile semiconductor storage device and semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/462725 [patent_app_country] => US [patent_app_date] => 1995-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 24 [patent_no_of_words] => 6568 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/539/05539689.pdf [firstpage_image] =>[orig_patent_app_number] => 462725 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3705422 [patent_doc_number] => 05619473 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-08 [patent_title] => 'Semiconductor memory device with dual address memory read amplifiers' [patent_app_type] => 1 [patent_app_number] => 8/459792 [patent_app_country] => US [patent_app_date] => 1995-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6458 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 221 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/619/05619473.pdf [firstpage_image] =>[orig_patent_app_number] => 459792 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3643999 [patent_doc_number] => 05631867 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-20 [patent_title] => 'Semiconductor storage device requiring short time for program voltage to rise' [patent_app_type] => 1 [patent_app_number] => 8/456328 [patent_app_country] => US [patent_app_date] => 1995-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 5353 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/631/05631867.pdf [firstpage_image] =>[orig_patent_app_number] => 456328 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3612853 [patent_doc_number] => 05579259 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-26 [patent_title] => 'Low voltage erase of a flash EEPROM system having a common erase electrode for two individually erasable sectors' [patent_app_type] => 1 [patent_app_number] => 8/453124 [patent_app_country] => US [patent_app_date] => 1995-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 4585 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/579/05579259.pdf [firstpage_image] =>[orig_patent_app_number] => 453124 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3633148 [patent_doc_number] => 05602777 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-11 [patent_title] => 'Semiconductor memory device having floating gate transistors and data holding means' [patent_app_type] => 1 [patent_app_number] => 8/449022 [patent_app_country] => US [patent_app_date] => 1995-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 8694 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/602/05602777.pdf [firstpage_image] =>[orig_patent_app_number] => 449022 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3632906 [patent_doc_number] => 05594687 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Completely complementary MOS memory cell with tunneling through the NMOS and PMOS transistors during program and erase' [patent_app_type] => 1 [patent_app_number] => 8/447991 [patent_app_country] => US [patent_app_date] => 1995-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4107 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/594/05594687.pdf [firstpage_image] =>[orig_patent_app_number] => 447991 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3712940 [patent_doc_number] => 05675541 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-07 [patent_title] => 'Device comprising means for validating data written in a memory' [patent_app_type] => 1 [patent_app_number] => 8/445989 [patent_app_country] => US [patent_app_date] => 1995-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1226 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/675/05675541.pdf [firstpage_image] =>[orig_patent_app_number] => 445989 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3678595 [patent_doc_number] => 05600607 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-04 [patent_title] => 'Semiconductor memory device that can read out data at high speed' [patent_app_type] => 1 [patent_app_number] => 8/435691 [patent_app_country] => US [patent_app_date] => 1995-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 41 [patent_no_of_words] => 17184 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/600/05600607.pdf [firstpage_image] =>[orig_patent_app_number] => 435691 [rel_patent_id] =>[rel_patent_doc_number] =>)