Son Luu Mai

Array ( [id] => 3467269 [patent_doc_number] => 05473560 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-05 [patent_title] => 'Method of reading data and read-only memory circuit' [patent_app_type] => 1 [patent_app_number] => 8/420433 [patent_app_country] => US [patent_app_date] => 1995-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5243 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/473/05473560.pdf [firstpage_image] =>[orig_patent_app_number] => 420433 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3560947 [patent_doc_number] => 05572478 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-05 [patent_title] => 'Power supply unit for an IC memory card' [patent_app_type] => 1 [patent_app_number] => 8/414194 [patent_app_country] => US [patent_app_date] => 1995-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 33 [patent_no_of_words] => 6651 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/572/05572478.pdf [firstpage_image] =>[orig_patent_app_number] => 414194 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3678408 [patent_doc_number] => 05600594 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-04 [patent_title] => 'Threshold voltage measuring device for memory cells' [patent_app_type] => 1 [patent_app_number] => 8/412326 [patent_app_country] => US [patent_app_date] => 1995-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 2597 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/600/05600594.pdf [firstpage_image] =>[orig_patent_app_number] => 412326 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3600683 [patent_doc_number] => 05586098 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-17 [patent_title] => 'Optical disc apparatus for controlling laser power for each zone of a zone record system' [patent_app_type] => 1 [patent_app_number] => 8/407966 [patent_app_country] => US [patent_app_date] => 1995-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5739 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 392 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/586/05586098.pdf [firstpage_image] =>[orig_patent_app_number] => 407966 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3537704 [patent_doc_number] => 05541907 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-30 [patent_title] => 'Circuit for discriminating pre-mastered pits and pre-mastered grooves on optical disk' [patent_app_type] => 1 [patent_app_number] => 8/407563 [patent_app_country] => US [patent_app_date] => 1995-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 2941 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/541/05541907.pdf [firstpage_image] =>[orig_patent_app_number] => 407563 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3585144 [patent_doc_number] => 05523971 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-04 [patent_title] => 'Non-volatile memory cell for programmable logic device' [patent_app_type] => 1 [patent_app_number] => 8/405490 [patent_app_country] => US [patent_app_date] => 1995-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2360 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/523/05523971.pdf [firstpage_image] =>[orig_patent_app_number] => 405490 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3633219 [patent_doc_number] => 05602781 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-11 [patent_title] => 'Memory device having a plurality of sets of data buffers' [patent_app_type] => 1 [patent_app_number] => 8/405126 [patent_app_country] => US [patent_app_date] => 1995-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 9773 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 24 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/602/05602781.pdf [firstpage_image] =>[orig_patent_app_number] => 405126 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3598511 [patent_doc_number] => 05517442 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-14 [patent_title] => 'Random access memory and an improved bus arrangement therefor' [patent_app_type] => 1 [patent_app_number] => 8/402790 [patent_app_country] => US [patent_app_date] => 1995-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 2129 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/517/05517442.pdf [firstpage_image] =>[orig_patent_app_number] => 402790 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3618074 [patent_doc_number] => 05590088 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-31 [patent_title] => 'Semiconductor memory device with enable signal conversion circuit operative for reducing current consumption' [patent_app_type] => 1 [patent_app_number] => 8/403691 [patent_app_country] => US [patent_app_date] => 1995-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4299 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/590/05590088.pdf [firstpage_image] =>[orig_patent_app_number] => 403691 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3601270 [patent_doc_number] => 05568421 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-22 [patent_title] => 'Semiconductor memory device on which selective transistors are connected to a plurality of respective memory cell units' [patent_app_type] => 1 [patent_app_number] => 8/402822 [patent_app_country] => US [patent_app_date] => 1995-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 21 [patent_no_of_words] => 6927 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/568/05568421.pdf [firstpage_image] =>[orig_patent_app_number] => 402822 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3602832 [patent_doc_number] => 05521865 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-28 [patent_title] => 'Non-volatile semiconductor memory device for storing multi-value data' [patent_app_type] => 1 [patent_app_number] => 8/401789 [patent_app_country] => US [patent_app_date] => 1995-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 36 [patent_no_of_words] => 22151 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/521/05521865.pdf [firstpage_image] =>[orig_patent_app_number] => 401789 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3600392 [patent_doc_number] => 05586079 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-17 [patent_title] => 'Address generating and decoding device and method with increased decoding speed' [patent_app_type] => 1 [patent_app_number] => 8/401927 [patent_app_country] => US [patent_app_date] => 1995-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 6118 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/586/05586079.pdf [firstpage_image] =>[orig_patent_app_number] => 401927 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3668460 [patent_doc_number] => 05627816 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-06 [patent_title] => 'Multilayer optical disk and apparatus' [patent_app_type] => 1 [patent_app_number] => 8/401428 [patent_app_country] => US [patent_app_date] => 1995-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 24 [patent_no_of_words] => 7825 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/627/05627816.pdf [firstpage_image] =>[orig_patent_app_number] => 401428 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3500956 [patent_doc_number] => 05561631 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-01 [patent_title] => 'High-speed minimal logic self blank checking method for programmable logic device' [patent_app_type] => 1 [patent_app_number] => 8/397821 [patent_app_country] => US [patent_app_date] => 1995-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2734 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/561/05561631.pdf [firstpage_image] =>[orig_patent_app_number] => 397821 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3558293 [patent_doc_number] => 05555526 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-10 [patent_title] => 'Synchronous semiconductor memory device having an auto-precharge function' [patent_app_type] => 1 [patent_app_number] => 8/397689 [patent_app_country] => US [patent_app_date] => 1995-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4496 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/555/05555526.pdf [firstpage_image] =>[orig_patent_app_number] => 397689 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3601653 [patent_doc_number] => 05568445 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-22 [patent_title] => 'Synchronous semiconductor memory device with a write latency control function' [patent_app_type] => 1 [patent_app_number] => 8/397690 [patent_app_country] => US [patent_app_date] => 1995-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 19 [patent_no_of_words] => 4878 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/568/05568445.pdf [firstpage_image] =>[orig_patent_app_number] => 397690 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3598536 [patent_doc_number] => 05517444 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-14 [patent_title] => 'Semiconductor memory device with resistive power supply connection' [patent_app_type] => 1 [patent_app_number] => 8/397730 [patent_app_country] => US [patent_app_date] => 1995-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 16 [patent_no_of_words] => 10522 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/517/05517444.pdf [firstpage_image] =>[orig_patent_app_number] => 397730 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3600724 [patent_doc_number] => 05586101 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-17 [patent_title] => 'Magneto-optic data storage system with differential detection channels having separate gain control circuit' [patent_app_type] => 1 [patent_app_number] => 8/397293 [patent_app_country] => US [patent_app_date] => 1995-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 5621 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/586/05586101.pdf [firstpage_image] =>[orig_patent_app_number] => 397293 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3482296 [patent_doc_number] => 05477485 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-19 [patent_title] => 'Method for programming a single EPROM or FLASH memory cell to store multiple levels of data that utilizes a floating substrate' [patent_app_type] => 1 [patent_app_number] => 8/392087 [patent_app_country] => US [patent_app_date] => 1995-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 4280 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/477/05477485.pdf [firstpage_image] =>[orig_patent_app_number] => 392087 [rel_patent_id] =>[rel_patent_doc_number] =>)