Son Luu Mai

Array ( [id] => 3438260 [patent_doc_number] => 05463590 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-31 [patent_title] => 'Multi-bank semiconductor memory device having common command detection' [patent_app_type] => 1 [patent_app_number] => 8/210343 [patent_app_country] => US [patent_app_date] => 1994-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 66 [patent_no_of_words] => 14414 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/463/05463590.pdf [firstpage_image] =>[orig_patent_app_number] => 210343 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3433127 [patent_doc_number] => 05422859 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-06 [patent_title] => 'Semiconductor memory system for monitoring a signal output, synchronization with data output from a memory device and indicating that the output data are valid, by using a CPU' [patent_app_type] => 1 [patent_app_number] => 8/214773 [patent_app_country] => US [patent_app_date] => 1994-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 2108 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/422/05422859.pdf [firstpage_image] =>[orig_patent_app_number] => 214773 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3471978 [patent_doc_number] => 05469399 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-21 [patent_title] => 'Semiconductor memory, memory card, and method of driving power supply for EEPROM' [patent_app_type] => 1 [patent_app_number] => 8/213058 [patent_app_country] => US [patent_app_date] => 1994-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 33 [patent_no_of_words] => 6661 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/469/05469399.pdf [firstpage_image] =>[orig_patent_app_number] => 213058 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3483462 [patent_doc_number] => 05428565 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-27 [patent_title] => 'Single stage sensing apparatus for a content addressable memory' [patent_app_type] => 1 [patent_app_number] => 8/212350 [patent_app_country] => US [patent_app_date] => 1994-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 22 [patent_no_of_words] => 5724 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 362 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/428/05428565.pdf [firstpage_image] =>[orig_patent_app_number] => 212350 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3432729 [patent_doc_number] => 05459692 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-17 [patent_title] => 'Semiconductor memory device and method for reading data therefrom' [patent_app_type] => 1 [patent_app_number] => 8/199163 [patent_app_country] => US [patent_app_date] => 1994-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 25 [patent_no_of_words] => 4610 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/459/05459692.pdf [firstpage_image] =>[orig_patent_app_number] => 199163 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3435753 [patent_doc_number] => 05416745 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-16 [patent_title] => 'Parallel data transfer circuit' [patent_app_type] => 1 [patent_app_number] => 8/200504 [patent_app_country] => US [patent_app_date] => 1994-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3911 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/416/05416745.pdf [firstpage_image] =>[orig_patent_app_number] => 200504 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3125729 [patent_doc_number] => 05410511 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-25 [patent_title] => 'Methods of controlling the erasing and writing of information in flash memory' [patent_app_type] => 1 [patent_app_number] => 8/200497 [patent_app_country] => US [patent_app_date] => 1994-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4318 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/410/05410511.pdf [firstpage_image] =>[orig_patent_app_number] => 200497 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3418173 [patent_doc_number] => 05438545 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-01 [patent_title] => 'Data output buffer of semiconductor memory device for preventing noises' [patent_app_type] => 1 [patent_app_number] => 8/200818 [patent_app_country] => US [patent_app_date] => 1994-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 2519 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/438/05438545.pdf [firstpage_image] =>[orig_patent_app_number] => 200818 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3117112 [patent_doc_number] => 05418750 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-23 [patent_title] => 'Semiconductor memory device for suppressing noises occurring on bit and word lines' [patent_app_type] => 1 [patent_app_number] => 8/200107 [patent_app_country] => US [patent_app_date] => 1994-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 21 [patent_no_of_words] => 8265 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/418/05418750.pdf [firstpage_image] =>[orig_patent_app_number] => 200107 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3491490 [patent_doc_number] => 05406518 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-11 [patent_title] => 'Variable length delay circuit utilizing an integrated memory device with multiple-input and multiple-output configuration' [patent_app_type] => 1 [patent_app_number] => 8/193247 [patent_app_country] => US [patent_app_date] => 1994-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 6812 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/406/05406518.pdf [firstpage_image] =>[orig_patent_app_number] => 193247 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3131023 [patent_doc_number] => 05384741 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-24 [patent_title] => 'Semiconductor memory device adapted for preventing a test mode operation from undesirably occurring' [patent_app_type] => 1 [patent_app_number] => 8/186955 [patent_app_country] => US [patent_app_date] => 1994-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 13 [patent_no_of_words] => 6095 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/384/05384741.pdf [firstpage_image] =>[orig_patent_app_number] => 186955 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3124625 [patent_doc_number] => 05396449 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-07 [patent_title] => 'Fast content addressable memory with reduced power consumption' [patent_app_type] => 1 [patent_app_number] => 8/171483 [patent_app_country] => US [patent_app_date] => 1993-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2747 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 328 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/396/05396449.pdf [firstpage_image] =>[orig_patent_app_number] => 171483 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3435715 [patent_doc_number] => 05416743 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-16 [patent_title] => 'Databus architecture for accelerated column access in RAM' [patent_app_type] => 1 [patent_app_number] => 8/164703 [patent_app_country] => US [patent_app_date] => 1993-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3293 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/416/05416743.pdf [firstpage_image] =>[orig_patent_app_number] => 164703 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3624133 [patent_doc_number] => 05511026 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-23 [patent_title] => 'Boosted and regulated gate power supply with reference tracking for multi-density and low voltage supply memories' [patent_app_type] => 1 [patent_app_number] => 8/160578 [patent_app_country] => US [patent_app_date] => 1993-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 10 [patent_no_of_words] => 5141 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/511/05511026.pdf [firstpage_image] =>[orig_patent_app_number] => 160578 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3103866 [patent_doc_number] => 05369610 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-29 [patent_title] => 'Static memory with improved write-recovery' [patent_app_type] => 1 [patent_app_number] => 8/157401 [patent_app_country] => US [patent_app_date] => 1993-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3000 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 28 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/369/05369610.pdf [firstpage_image] =>[orig_patent_app_number] => 157401 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3418993 [patent_doc_number] => 05461585 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-24 [patent_title] => 'Semiconductor integrated circuit having delay circuit with voltage-to-delay characteristics proportional to power voltage level' [patent_app_type] => 1 [patent_app_number] => 8/157296 [patent_app_country] => US [patent_app_date] => 1993-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 4679 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/461/05461585.pdf [firstpage_image] =>[orig_patent_app_number] => 157296 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3124917 [patent_doc_number] => 05396465 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-07 [patent_title] => 'Circuit for controlling isolation transistors in a semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/156779 [patent_app_country] => US [patent_app_date] => 1993-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 2512 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/396/05396465.pdf [firstpage_image] =>[orig_patent_app_number] => 156779 [rel_patent_id] =>[rel_patent_doc_number] =>)