| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3458230
[patent_doc_number] => 05386394
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-01-31
[patent_title] => 'Semiconductor memory device for performing parallel operations on hierarchical data lines'
[patent_app_type] => 1
[patent_app_number] => 8/114633
[patent_app_country] => US
[patent_app_date] => 1993-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 21
[patent_no_of_words] => 10071
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/386/05386394.pdf
[firstpage_image] =>[orig_patent_app_number] => 114633
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/114633 | Semiconductor memory device for performing parallel operations on hierarchical data lines | Sep 1, 1993 | Issued |
Array
(
[id] => 3431490
[patent_doc_number] => 05404055
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-04-04
[patent_title] => 'Input routing pool'
[patent_app_type] => 1
[patent_app_number] => 8/115533
[patent_app_country] => US
[patent_app_date] => 1993-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 3514
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/404/05404055.pdf
[firstpage_image] =>[orig_patent_app_number] => 115533
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/115533 | Input routing pool | Aug 31, 1993 | Issued |
| 08/112409 | RAM WITH PRE-INPUT-REGISTER LOGIC | Aug 25, 1993 | Abandoned |
| 08/106909 | STACK OF IC CHIPS AS SUBSTITUTE FOR SINGLE IC CHIP | Aug 12, 1993 | Abandoned |
Array
(
[id] => 3470883
[patent_doc_number] => 05392245
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-02-21
[patent_title] => 'Redundancy elements using thin film transistors (TFTs)'
[patent_app_type] => 1
[patent_app_number] => 8/106497
[patent_app_country] => US
[patent_app_date] => 1993-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 1451
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/392/05392245.pdf
[firstpage_image] =>[orig_patent_app_number] => 106497
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/106497 | Redundancy elements using thin film transistors (TFTs) | Aug 12, 1993 | Issued |
Array
(
[id] => 3572918
[patent_doc_number] => 05526313
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-06-11
[patent_title] => 'Large scale integrated circuit with sense amplifier circuits for low voltage operation'
[patent_app_type] => 1
[patent_app_number] => 8/104508
[patent_app_country] => US
[patent_app_date] => 1993-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 129
[patent_figures_cnt] => 182
[patent_no_of_words] => 58481
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/526/05526313.pdf
[firstpage_image] =>[orig_patent_app_number] => 104508
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/104508 | Large scale integrated circuit with sense amplifier circuits for low voltage operation | Aug 9, 1993 | Issued |
Array
(
[id] => 3049474
[patent_doc_number] => 05377144
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-12-27
[patent_title] => 'Memory array reconfiguration for testing'
[patent_app_type] => 1
[patent_app_number] => 8/097820
[patent_app_country] => US
[patent_app_date] => 1993-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3221
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/377/05377144.pdf
[firstpage_image] =>[orig_patent_app_number] => 097820
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/097820 | Memory array reconfiguration for testing | Jul 26, 1993 | Issued |
| 08/097128 | INTEGRATED SEMICONDUCTOR MEMORY ARRAY | Jul 25, 1993 | Pending |
Array
(
[id] => 3131170
[patent_doc_number] => 05384749
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-01-24
[patent_title] => 'Circuit for the management of memory words'
[patent_app_type] => 1
[patent_app_number] => 8/096687
[patent_app_country] => US
[patent_app_date] => 1993-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 4914
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/384/05384749.pdf
[firstpage_image] =>[orig_patent_app_number] => 096687
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/096687 | Circuit for the management of memory words | Jul 22, 1993 | Issued |
Array
(
[id] => 3049585
[patent_doc_number] => 05377149
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-12-27
[patent_title] => 'Output precharge circuit for memory'
[patent_app_type] => 1
[patent_app_number] => 8/096666
[patent_app_country] => US
[patent_app_date] => 1993-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 3642
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/377/05377149.pdf
[firstpage_image] =>[orig_patent_app_number] => 096666
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/096666 | Output precharge circuit for memory | Jul 22, 1993 | Issued |
Array
(
[id] => 3046498
[patent_doc_number] => 05373473
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-12-13
[patent_title] => 'Amplifier circuit and semiconductor memory device employing the same'
[patent_app_type] => 1
[patent_app_number] => 8/104742
[patent_app_country] => US
[patent_app_date] => 1993-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 3192
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/373/05373473.pdf
[firstpage_image] =>[orig_patent_app_number] => 104742
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/104742 | Amplifier circuit and semiconductor memory device employing the same | Jul 21, 1993 | Issued |
Array
(
[id] => 3044477
[patent_doc_number] => 05329491
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-07-12
[patent_title] => 'Nonvolatile memory card with automatic power supply configuration'
[patent_app_type] => 1
[patent_app_number] => 8/086178
[patent_app_country] => US
[patent_app_date] => 1993-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5460
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/329/05329491.pdf
[firstpage_image] =>[orig_patent_app_number] => 086178
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/086178 | Nonvolatile memory card with automatic power supply configuration | Jun 29, 1993 | Issued |
Array
(
[id] => 3435484
[patent_doc_number] => 05404326
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-04-04
[patent_title] => 'Static random access memory cell structure having a thin film transistor load'
[patent_app_type] => 1
[patent_app_number] => 8/082380
[patent_app_country] => US
[patent_app_date] => 1993-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4886
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/404/05404326.pdf
[firstpage_image] =>[orig_patent_app_number] => 082380
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/082380 | Static random access memory cell structure having a thin film transistor load | Jun 27, 1993 | Issued |
Array
(
[id] => 3452204
[patent_doc_number] => 05467300
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-11-14
[patent_title] => 'Grounded memory core for Roms, Eproms, and EEpproms having an address decoder, and sense amplifier'
[patent_app_type] => 1
[patent_app_number] => 8/084295
[patent_app_country] => US
[patent_app_date] => 1993-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 15218
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/467/05467300.pdf
[firstpage_image] =>[orig_patent_app_number] => 084295
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/084295 | Grounded memory core for Roms, Eproms, and EEpproms having an address decoder, and sense amplifier | Jun 27, 1993 | Issued |
Array
(
[id] => 3117055
[patent_doc_number] => 05408362
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-04-18
[patent_title] => 'Method for altering the coefficient of thermal expansion of a mirror'
[patent_app_type] => 1
[patent_app_number] => 8/080791
[patent_app_country] => US
[patent_app_date] => 1993-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 3735
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/408/05408362.pdf
[firstpage_image] =>[orig_patent_app_number] => 080791
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/080791 | Method for altering the coefficient of thermal expansion of a mirror | Jun 21, 1993 | Issued |
Array
(
[id] => 2998921
[patent_doc_number] => 05367206
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-11-22
[patent_title] => 'Output buffer circuit for a low voltage EPROM'
[patent_app_type] => 1
[patent_app_number] => 8/078711
[patent_app_country] => US
[patent_app_date] => 1993-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 2238
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/367/05367206.pdf
[firstpage_image] =>[orig_patent_app_number] => 078711
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/078711 | Output buffer circuit for a low voltage EPROM | Jun 16, 1993 | Issued |
| 08/075708 | STORAGE ARRANGEMENT AND METHOD FOR OPERATING THE ARRANGEMENT | Jun 10, 1993 | Pending |
Array
(
[id] => 3011431
[patent_doc_number] => 05359679
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-10-25
[patent_title] => 'Optical modulator'
[patent_app_type] => 1
[patent_app_number] => 8/072986
[patent_app_country] => US
[patent_app_date] => 1993-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 2556
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/359/05359679.pdf
[firstpage_image] =>[orig_patent_app_number] => 072986
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/072986 | Optical modulator | Jun 3, 1993 | Issued |
| 08/069895 | ELECTRO-OPTIC MODULATOR HAVING GATED-DITHER BIAS CONTROL | May 31, 1993 | Pending |
| 08/068758 | METHOD AND APPARATUS FOR IMPLEMENTING REFRESH IN A SYNCHRONOUS DRAM SYSTEM | May 27, 1993 | Pending |