
Son Luu Mai
Examiner (ID: 6998, Phone: (571)272-1786 , Office: P/2827 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2818, 2511, 2827 |
| Total Applications | 3061 |
| Issued Applications | 2917 |
| Pending Applications | 43 |
| Abandoned Applications | 107 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10914325
[patent_doc_number] => 20140317344
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-23
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/258206
[patent_app_country] => US
[patent_app_date] => 2014-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5961
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14258206
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/258206 | Semiconductor device controlling refresh operation for preventing wordline disturbance | Apr 21, 2014 | Issued |
Array
(
[id] => 10525359
[patent_doc_number] => 09251878
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-02
[patent_title] => 'Nonvolatile memory device and related wordline driving method'
[patent_app_type] => utility
[patent_app_number] => 14/257072
[patent_app_country] => US
[patent_app_date] => 2014-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 17
[patent_no_of_words] => 6997
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14257072
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/257072 | Nonvolatile memory device and related wordline driving method | Apr 20, 2014 | Issued |
Array
(
[id] => 10003856
[patent_doc_number] => 09047954
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-02
[patent_title] => 'Bit line resistance compensation'
[patent_app_type] => utility
[patent_app_number] => 14/256961
[patent_app_country] => US
[patent_app_date] => 2014-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 29
[patent_no_of_words] => 20389
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14256961
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/256961 | Bit line resistance compensation | Apr 18, 2014 | Issued |
Array
(
[id] => 10537485
[patent_doc_number] => 09263118
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-16
[patent_title] => 'Semiconductor memory device and method for operating the same'
[patent_app_type] => utility
[patent_app_number] => 14/256688
[patent_app_country] => US
[patent_app_date] => 2014-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8354
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14256688
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/256688 | Semiconductor memory device and method for operating the same | Apr 17, 2014 | Issued |
Array
(
[id] => 9716603
[patent_doc_number] => 20140252301
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-11
[patent_title] => 'SWITCHING DEVICE STRUCTURES AND METHODS'
[patent_app_type] => utility
[patent_app_number] => 14/253989
[patent_app_country] => US
[patent_app_date] => 2014-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4325
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14253989
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/253989 | Switching device structures and methods | Apr 15, 2014 | Issued |
Array
(
[id] => 10125027
[patent_doc_number] => 09159392
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-13
[patent_title] => 'Memory device word line drivers and methods'
[patent_app_type] => utility
[patent_app_number] => 14/254433
[patent_app_country] => US
[patent_app_date] => 2014-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 6191
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14254433
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/254433 | Memory device word line drivers and methods | Apr 15, 2014 | Issued |
Array
(
[id] => 9640897
[patent_doc_number] => 20140219008
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-07
[patent_title] => 'Semiconductor Memory Device with Hierarchical Bitlines'
[patent_app_type] => utility
[patent_app_number] => 14/245905
[patent_app_country] => US
[patent_app_date] => 2014-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3543
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14245905
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/245905 | Semiconductor Memory Device with Hierarchical Bitlines | Apr 3, 2014 | Abandoned |
Array
(
[id] => 11796508
[patent_doc_number] => 09406351
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-02
[patent_title] => 'Memory with local-/global bit line architecture and additional capacitance for global bit line discharge in reading'
[patent_app_type] => utility
[patent_app_number] => 14/783248
[patent_app_country] => US
[patent_app_date] => 2014-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 23
[patent_no_of_words] => 12132
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14783248
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/783248 | Memory with local-/global bit line architecture and additional capacitance for global bit line discharge in reading | Mar 31, 2014 | Issued |
Array
(
[id] => 10022074
[patent_doc_number] => 09064566
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-23
[patent_title] => 'Apparatuses and methods including supply current in memory'
[patent_app_type] => utility
[patent_app_number] => 14/216115
[patent_app_country] => US
[patent_app_date] => 2014-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11810
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14216115
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/216115 | Apparatuses and methods including supply current in memory | Mar 16, 2014 | Issued |
Array
(
[id] => 10003852
[patent_doc_number] => 09047949
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-02
[patent_title] => 'Non-volatile storage system using opposite polarity programming signals for MIM memory cell'
[patent_app_type] => utility
[patent_app_number] => 14/216251
[patent_app_country] => US
[patent_app_date] => 2014-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 29
[patent_no_of_words] => 12283
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14216251
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/216251 | Non-volatile storage system using opposite polarity programming signals for MIM memory cell | Mar 16, 2014 | Issued |
Array
(
[id] => 10518585
[patent_doc_number] => 09245638
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-01-26
[patent_title] => 'Method of operating a split gate flash memory cell with coupling gate'
[patent_app_type] => utility
[patent_app_number] => 14/216776
[patent_app_country] => US
[patent_app_date] => 2014-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2069
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14216776
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/216776 | Method of operating a split gate flash memory cell with coupling gate | Mar 16, 2014 | Issued |
Array
(
[id] => 10617430
[patent_doc_number] => 09336876
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-05-10
[patent_title] => 'Soak time programming for two-terminal memory'
[patent_app_type] => utility
[patent_app_number] => 14/214108
[patent_app_country] => US
[patent_app_date] => 2014-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 13808
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14214108
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/214108 | Soak time programming for two-terminal memory | Mar 13, 2014 | Issued |
Array
(
[id] => 10270336
[patent_doc_number] => 20150155333
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-04
[patent_title] => 'NONVOLATILE MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME'
[patent_app_type] => utility
[patent_app_number] => 14/208204
[patent_app_country] => US
[patent_app_date] => 2014-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5326
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14208204
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/208204 | Nonvolatile memory device and method for manufacturing same | Mar 12, 2014 | Issued |
Array
(
[id] => 9915785
[patent_doc_number] => 20150070990
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-12
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/206102
[patent_app_country] => US
[patent_app_date] => 2014-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 10412
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14206102
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/206102 | Semiconductor memory device | Mar 11, 2014 | Issued |
Array
(
[id] => 10597080
[patent_doc_number] => 09318174
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-04-19
[patent_title] => 'Memory systems and methods involving high speed local address circuitry'
[patent_app_type] => utility
[patent_app_number] => 14/207350
[patent_app_country] => US
[patent_app_date] => 2014-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3873
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14207350
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/207350 | Memory systems and methods involving high speed local address circuitry | Mar 11, 2014 | Issued |
Array
(
[id] => 10277081
[patent_doc_number] => 20150162077
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-11
[patent_title] => 'STATIC MEMORY CELL'
[patent_app_type] => utility
[patent_app_number] => 14/200040
[patent_app_country] => US
[patent_app_date] => 2014-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8626
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14200040
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/200040 | Static memory cell | Mar 6, 2014 | Issued |
Array
(
[id] => 12229637
[patent_doc_number] => 09916884
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-13
[patent_title] => 'Physically unclonable function circuit using resistive memory device'
[patent_app_type] => utility
[patent_app_number] => 15/115461
[patent_app_country] => US
[patent_app_date] => 2014-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 6973
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15115461
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/115461 | Physically unclonable function circuit using resistive memory device | Mar 6, 2014 | Issued |
Array
(
[id] => 9733390
[patent_doc_number] => 20140269099
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'METHOD FOR DRIVING SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/200430
[patent_app_country] => US
[patent_app_date] => 2014-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 16259
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14200430
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/200430 | Method for driving semiconductor device and semiconductor device | Mar 6, 2014 | Issued |
Array
(
[id] => 9567638
[patent_doc_number] => 20140185350
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-03
[patent_title] => 'SEMICONDUCTOR DEVICE INCLUDING PLURAL CHIPS STACKED TO EACH OTHER'
[patent_app_type] => utility
[patent_app_number] => 14/200160
[patent_app_country] => US
[patent_app_date] => 2014-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8236
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14200160
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/200160 | Semiconductor device including plural chips stacked to each other | Mar 6, 2014 | Issued |
Array
(
[id] => 10502269
[patent_doc_number] => 09230671
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-01-05
[patent_title] => 'Output circuit and semiconductor storage device'
[patent_app_type] => utility
[patent_app_number] => 14/200446
[patent_app_country] => US
[patent_app_date] => 2014-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 18
[patent_no_of_words] => 11762
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14200446
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/200446 | Output circuit and semiconductor storage device | Mar 6, 2014 | Issued |