
Son Luu Mai
Examiner (ID: 6998, Phone: (571)272-1786 , Office: P/2827 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2818, 2511, 2827 |
| Total Applications | 3061 |
| Issued Applications | 2917 |
| Pending Applications | 43 |
| Abandoned Applications | 107 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9292930
[patent_doc_number] => 20140036564
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-02-06
[patent_title] => 'NON-VOLATILE MEMORY DEVICE WITH CLUSTERED MEMORY CELLS'
[patent_app_type] => utility
[patent_app_number] => 13/954908
[patent_app_country] => US
[patent_app_date] => 2013-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3138
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13954908
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/954908 | Non-volatile memory device with clustered memory cells | Jul 29, 2013 | Issued |
Array
(
[id] => 9633452
[patent_doc_number] => 20140211560
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-31
[patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT AND NONVOLATILE SEMICONDUCTOR STORAGE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/954854
[patent_app_country] => US
[patent_app_date] => 2013-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8765
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13954854
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/954854 | Semiconductor integrated circuit and nonvolatile semiconductor storage device | Jul 29, 2013 | Issued |
Array
(
[id] => 9718577
[patent_doc_number] => 20140254275
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-11
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/953466
[patent_app_country] => US
[patent_app_date] => 2013-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5231
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13953466
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/953466 | Semiconductor memory device | Jul 28, 2013 | Issued |
Array
(
[id] => 10889453
[patent_doc_number] => 08913455
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-12-16
[patent_title] => 'Dual port memory cell'
[patent_app_type] => utility
[patent_app_number] => 13/953390
[patent_app_country] => US
[patent_app_date] => 2013-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 4762
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13953390
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/953390 | Dual port memory cell | Jul 28, 2013 | Issued |
Array
(
[id] => 9382489
[patent_doc_number] => 20140085970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-27
[patent_title] => 'MAGNETIC MEMORY'
[patent_app_type] => utility
[patent_app_number] => 13/953232
[patent_app_country] => US
[patent_app_date] => 2013-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 8466
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13953232
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/953232 | Magnetic memory | Jul 28, 2013 | Issued |
Array
(
[id] => 9877216
[patent_doc_number] => 08964496
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-24
[patent_title] => 'Apparatuses and methods for performing compare operations using sensing circuitry'
[patent_app_type] => utility
[patent_app_number] => 13/952054
[patent_app_country] => US
[patent_app_date] => 2013-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6493
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13952054
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/952054 | Apparatuses and methods for performing compare operations using sensing circuitry | Jul 25, 2013 | Issued |
Array
(
[id] => 9845998
[patent_doc_number] => 08947925
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-03
[patent_title] => 'Thyristor memory cell integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 13/951578
[patent_app_country] => US
[patent_app_date] => 2013-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9914
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13951578
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/951578 | Thyristor memory cell integrated circuit | Jul 25, 2013 | Issued |
Array
(
[id] => 9764104
[patent_doc_number] => 08848440
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-30
[patent_title] => 'Nonvolatile semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 13/951942
[patent_app_country] => US
[patent_app_date] => 2013-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 19
[patent_no_of_words] => 11939
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13951942
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/951942 | Nonvolatile semiconductor memory device | Jul 25, 2013 | Issued |
Array
(
[id] => 9851619
[patent_doc_number] => 08953359
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-10
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 13/952382
[patent_app_country] => US
[patent_app_date] => 2013-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 17
[patent_no_of_words] => 7060
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13952382
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/952382 | Semiconductor memory device | Jul 25, 2013 | Issued |
Array
(
[id] => 9733365
[patent_doc_number] => 20140269074
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'MANAGEMENT OF NON-VOLATILE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 13/950942
[patent_app_country] => US
[patent_app_date] => 2013-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4063
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13950942
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/950942 | Management of non-volatile memory | Jul 24, 2013 | Issued |
Array
(
[id] => 9531357
[patent_doc_number] => 08755238
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-17
[patent_title] => 'Redundancy control circuit and memory device including the same'
[patent_app_type] => utility
[patent_app_number] => 13/926005
[patent_app_country] => US
[patent_app_date] => 2013-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 21
[patent_no_of_words] => 15207
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13926005
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/926005 | Redundancy control circuit and memory device including the same | Jun 24, 2013 | Issued |
Array
(
[id] => 9525741
[patent_doc_number] => 08750026
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-06-10
[patent_title] => 'Integrated circuits with asymmetric and stacked transistors'
[patent_app_type] => utility
[patent_app_number] => 13/923276
[patent_app_country] => US
[patent_app_date] => 2013-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 17
[patent_no_of_words] => 7873
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13923276
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/923276 | Integrated circuits with asymmetric and stacked transistors | Jun 19, 2013 | Issued |
Array
(
[id] => 9080309
[patent_doc_number] => 20130265839
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-10
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE WITH SENSE AMPLIFIER AND BITLINE ISOLATION'
[patent_app_type] => utility
[patent_app_number] => 13/912650
[patent_app_country] => US
[patent_app_date] => 2013-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9189
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13912650
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/912650 | Semiconductor memory device with sense amplifier and bitline isolation | Jun 6, 2013 | Issued |
Array
(
[id] => 9067018
[patent_doc_number] => 20130258774
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-03
[patent_title] => 'READING MEMORY CELL HISTORY DURING PROGRAM OPERATION FOR ADVAPTIVE PROGRAMMING'
[patent_app_type] => utility
[patent_app_number] => 13/902402
[patent_app_country] => US
[patent_app_date] => 2013-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6031
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13902402
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/902402 | Reading memory cell history during program operation for adaptive programming | May 23, 2013 | Issued |
Array
(
[id] => 9052985
[patent_doc_number] => 20130250699
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-26
[patent_title] => 'TECHNIQUES FOR PROVIDING A SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/899177
[patent_app_country] => US
[patent_app_date] => 2013-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 22331
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13899177
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/899177 | Techniques for providing a semiconductor memory device | May 20, 2013 | Issued |
Array
(
[id] => 10732782
[patent_doc_number] => 20160078932
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-17
[patent_title] => 'SEMICONDUCTOR STORAGE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/783846
[patent_app_country] => US
[patent_app_date] => 2013-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 13443
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14783846
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/783846 | Semiconductor storage device | May 19, 2013 | Issued |
Array
(
[id] => 9066998
[patent_doc_number] => 20130258754
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-03
[patent_title] => 'VARIABLE RESISTANCE MEMORY PROGRAMMING'
[patent_app_type] => utility
[patent_app_number] => 13/897040
[patent_app_country] => US
[patent_app_date] => 2013-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 9727
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13897040
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/897040 | Variable resistance memory programming | May 16, 2013 | Issued |
Array
(
[id] => 9505313
[patent_doc_number] => 08743636
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-03
[patent_title] => 'Memory module having a write-timing calibration mode'
[patent_app_type] => utility
[patent_app_number] => 13/890801
[patent_app_country] => US
[patent_app_date] => 2013-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 11421
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13890801
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/890801 | Memory module having a write-timing calibration mode | May 8, 2013 | Issued |
Array
(
[id] => 10768387
[patent_doc_number] => 20160114543
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-28
[patent_title] => 'METHODS FOR MANUFACTURING A LENS, LENS MANUFACTURING SYSTEMS, AND LENSES'
[patent_app_type] => utility
[patent_app_number] => 14/889883
[patent_app_country] => US
[patent_app_date] => 2013-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 4882
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14889883
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/889883 | Methods for manufacturing a lens, lens manufacturing systems, and lenses | May 8, 2013 | Issued |
Array
(
[id] => 9505286
[patent_doc_number] => 08743609
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-06-03
[patent_title] => 'Method and apparatus for increasing data retention capability of a non-volatile memory'
[patent_app_type] => utility
[patent_app_number] => 13/888119
[patent_app_country] => US
[patent_app_date] => 2013-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5346
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13888119
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/888119 | Method and apparatus for increasing data retention capability of a non-volatile memory | May 5, 2013 | Issued |