Son Luu Mai

Array ( [id] => 124252 [patent_doc_number] => 07710777 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-05-04 [patent_title] => 'Semi-volatile NAND flash memory' [patent_app_type] => utility [patent_app_number] => 11/957269 [patent_app_country] => US [patent_app_date] => 2007-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5246 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/710/07710777.pdf [firstpage_image] =>[orig_patent_app_number] => 11957269 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5544357 [patent_doc_number] => 20090154234 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-18 [patent_title] => 'READING ELECTRONIC MEMORY UTILIZING RELATIONSHIPS BETWEEN CELL STATE DISTRIBUTIONS' [patent_app_type] => utility [patent_app_number] => 11/957309 [patent_app_country] => US [patent_app_date] => 2007-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 13364 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0154/20090154234.pdf [firstpage_image] =>[orig_patent_app_number] => 11957309 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5421151 [patent_doc_number] => 20090147606 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-11 [patent_title] => 'MEMORY REFRESH METHOD AND APPARATUS' [patent_app_type] => utility [patent_app_number] => 11/950778 [patent_app_country] => US [patent_app_date] => 2007-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8208 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0147/20090147606.pdf [firstpage_image] =>[orig_patent_app_number] => 11950778 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6312432 [patent_doc_number] => 20100070686 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-18 [patent_title] => 'METHOD AND DEVICE FOR RECONFIGURATION OF RELIABILITY DATA IN FLASH EEPROM STORAGE PAGES' [patent_app_type] => utility [patent_app_number] => 12/517000 [patent_app_country] => US [patent_app_date] => 2007-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3522 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0070/20100070686.pdf [firstpage_image] =>[orig_patent_app_number] => 12517000 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4744514 [patent_doc_number] => 20080089116 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-17 [patent_title] => 'SRAM voltage control for improved operational margins' [patent_app_type] => utility [patent_app_number] => 11/998948 [patent_app_country] => US [patent_app_date] => 2007-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6710 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0089/20080089116.pdf [firstpage_image] =>[orig_patent_app_number] => 11998948 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 585673 [patent_doc_number] => 07460392 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-12-02 [patent_title] => 'Semiconductor memory device and semiconductor integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/979128 [patent_app_country] => US [patent_app_date] => 2007-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 15 [patent_no_of_words] => 10957 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 297 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/460/07460392.pdf [firstpage_image] =>[orig_patent_app_number] => 11979128 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4770351 [patent_doc_number] => 20080056009 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-06 [patent_title] => 'METHOD OF PROGRAMMING NON-VOLATILE MEMORY' [patent_app_type] => utility [patent_app_number] => 11/930132 [patent_app_country] => US [patent_app_date] => 2007-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6503 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20080056009.pdf [firstpage_image] =>[orig_patent_app_number] => 11930132 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 353626 [patent_doc_number] => 07492652 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-02-17 [patent_title] => 'Apparatus and method for repairing a semiconductor memory' [patent_app_type] => utility [patent_app_number] => 11/876477 [patent_app_country] => US [patent_app_date] => 2007-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 5090 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/492/07492652.pdf [firstpage_image] =>[orig_patent_app_number] => 11876477 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 297082 [patent_doc_number] => 07542359 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-06-02 [patent_title] => 'Semiconductor memory' [patent_app_type] => utility [patent_app_number] => 11/875390 [patent_app_country] => US [patent_app_date] => 2007-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4805 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/542/07542359.pdf [firstpage_image] =>[orig_patent_app_number] => 11875390 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 367516 [patent_doc_number] => 07480201 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-01-20 [patent_title] => 'Daisy chainable memory chip' [patent_app_type] => utility [patent_app_number] => 11/872108 [patent_app_country] => US [patent_app_date] => 2007-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 35 [patent_no_of_words] => 19113 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/480/07480201.pdf [firstpage_image] =>[orig_patent_app_number] => 11872108 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 225908 [patent_doc_number] => 07606096 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-10-20 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => utility [patent_app_number] => 11/872264 [patent_app_country] => US [patent_app_date] => 2007-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 11408 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/606/07606096.pdf [firstpage_image] =>[orig_patent_app_number] => 11872264 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4858075 [patent_doc_number] => 20080266925 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-30 [patent_title] => 'Array Split Across Three-Dimensional Interconnected Chips' [patent_app_type] => utility [patent_app_number] => 11/869802 [patent_app_country] => US [patent_app_date] => 2007-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6954 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0266/20080266925.pdf [firstpage_image] =>[orig_patent_app_number] => 11869802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5440334 [patent_doc_number] => 20090091973 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-09 [patent_title] => 'REDUCING EFFECTS OF PROGRAM DISTURB IN A MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 11/868042 [patent_app_country] => US [patent_app_date] => 2007-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2900 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0091/20090091973.pdf [firstpage_image] =>[orig_patent_app_number] => 11868042 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5440324 [patent_doc_number] => 20090091963 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-09 [patent_title] => 'MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 11/867208 [patent_app_country] => US [patent_app_date] => 2007-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2482 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0091/20090091963.pdf [firstpage_image] =>[orig_patent_app_number] => 11867208 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6331515 [patent_doc_number] => 20100246237 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-30 [patent_title] => 'ANTI-FUSE ELEMENT' [patent_app_type] => utility [patent_app_number] => 12/679278 [patent_app_country] => US [patent_app_date] => 2007-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4319 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0246/20100246237.pdf [firstpage_image] =>[orig_patent_app_number] => 12679278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5427238 [patent_doc_number] => 20090086548 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-02 [patent_title] => 'FLASH MEMORY' [patent_app_type] => utility [patent_app_number] => 11/866018 [patent_app_country] => US [patent_app_date] => 2007-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5753 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0086/20090086548.pdf [firstpage_image] =>[orig_patent_app_number] => 11866018 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5427224 [patent_doc_number] => 20090086534 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-02 [patent_title] => 'APPARATUS AND METHOD FOR IMPLEMENTING PRECISE SENSING OF PCRAM DEVICES' [patent_app_type] => utility [patent_app_number] => 11/865134 [patent_app_country] => US [patent_app_date] => 2007-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4376 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0086/20090086534.pdf [firstpage_image] =>[orig_patent_app_number] => 11865134 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4942918 [patent_doc_number] => 20080080243 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-03 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 11/864089 [patent_app_country] => US [patent_app_date] => 2007-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 15676 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0080/20080080243.pdf [firstpage_image] =>[orig_patent_app_number] => 11864089 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7589054 [patent_doc_number] => 07663903 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-16 [patent_title] => 'Semiconductor memory device having improved voltage transmission path and driving method thereof' [patent_app_type] => utility [patent_app_number] => 11/864604 [patent_app_country] => US [patent_app_date] => 2007-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 4474 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/663/07663903.pdf [firstpage_image] =>[orig_patent_app_number] => 11864604 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 327688 [patent_doc_number] => 07515469 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-04-07 [patent_title] => 'Column redundancy RAM for dynamic bit replacement in FLASH memory' [patent_app_type] => utility [patent_app_number] => 11/862436 [patent_app_country] => US [patent_app_date] => 2007-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2486 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/515/07515469.pdf [firstpage_image] =>[orig_patent_app_number] => 11862436 [rel_patent_id] =>[rel_patent_doc_number] =>)