Son Luu Mai

Array ( [id] => 5636126 [patent_doc_number] => 20060067099 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-30 [patent_title] => 'One-time programmable (OTP) memory devices enabling programming based on protected status and methods of operating same' [patent_app_type] => utility [patent_app_number] => 11/173634 [patent_app_country] => US [patent_app_date] => 2005-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4640 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0067/20060067099.pdf [firstpage_image] =>[orig_patent_app_number] => 11173634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 617862 [patent_doc_number] => 07145809 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-12-05 [patent_title] => 'Method for programming multi-level cell' [patent_app_type] => utility [patent_app_number] => 11/172694 [patent_app_country] => US [patent_app_date] => 2005-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 4819 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 227 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/145/07145809.pdf [firstpage_image] =>[orig_patent_app_number] => 11172694 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5140394 [patent_doc_number] => 20070002610 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-04 [patent_title] => 'Reverse-bias method for writing memory cells in a memory array' [patent_app_type] => utility [patent_app_number] => 11/174234 [patent_app_country] => US [patent_app_date] => 2005-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4148 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0002/20070002610.pdf [firstpage_image] =>[orig_patent_app_number] => 11174234 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 459586 [patent_doc_number] => 07245521 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-17 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => utility [patent_app_number] => 11/169800 [patent_app_country] => US [patent_app_date] => 2005-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 6027 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/245/07245521.pdf [firstpage_image] =>[orig_patent_app_number] => 11169800 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 455560 [patent_doc_number] => 07248510 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-24 [patent_title] => 'Circuits that generate an internal supply voltage and semiconductor memory devices that include those circuits' [patent_app_type] => utility [patent_app_number] => 11/172256 [patent_app_country] => US [patent_app_date] => 2005-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4860 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/248/07248510.pdf [firstpage_image] =>[orig_patent_app_number] => 11172256 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 512108 [patent_doc_number] => 07203096 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-04-10 [patent_title] => 'Method and apparatus for sensing a state of a memory cell' [patent_app_type] => utility [patent_app_number] => 11/172367 [patent_app_country] => US [patent_app_date] => 2005-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 6706 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/203/07203096.pdf [firstpage_image] =>[orig_patent_app_number] => 11172367 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5140404 [patent_doc_number] => 20070002620 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-04 [patent_title] => 'MEMORY DEVICE AND METHOD FOR ERASING MEMORY' [patent_app_type] => utility [patent_app_number] => 11/170950 [patent_app_country] => US [patent_app_date] => 2005-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1877 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0002/20070002620.pdf [firstpage_image] =>[orig_patent_app_number] => 11170950 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5138994 [patent_doc_number] => 20070001210 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-04 [patent_title] => 'NON-VOLATILE MEMORY AND OPERATING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 11/160561 [patent_app_country] => US [patent_app_date] => 2005-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6456 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20070001210.pdf [firstpage_image] =>[orig_patent_app_number] => 11160561 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6924548 [patent_doc_number] => 20050237803 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-27 [patent_title] => 'Nonvolatile memory and method of programming the same memory' [patent_app_type] => utility [patent_app_number] => 11/168331 [patent_app_country] => US [patent_app_date] => 2005-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 14251 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0237/20050237803.pdf [firstpage_image] =>[orig_patent_app_number] => 11168331 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5140430 [patent_doc_number] => 20070002646 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-04 [patent_title] => 'Apparatus and method for repairing a semiconductor memory' [patent_app_type] => utility [patent_app_number] => 11/170260 [patent_app_country] => US [patent_app_date] => 2005-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5009 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0002/20070002646.pdf [firstpage_image] =>[orig_patent_app_number] => 11170260 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5140391 [patent_doc_number] => 20070002607 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-04 [patent_title] => 'Memory circuit' [patent_app_type] => utility [patent_app_number] => 11/172078 [patent_app_country] => US [patent_app_date] => 2005-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4108 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0002/20070002607.pdf [firstpage_image] =>[orig_patent_app_number] => 11172078 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 661097 [patent_doc_number] => 07106609 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-12 [patent_title] => 'Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems' [patent_app_type] => utility [patent_app_number] => 11/157610 [patent_app_country] => US [patent_app_date] => 2005-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 20 [patent_no_of_words] => 6827 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/106/07106609.pdf [firstpage_image] =>[orig_patent_app_number] => 11157610 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 463472 [patent_doc_number] => 07242612 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-10 [patent_title] => 'Non-volatile memory devices and methods for driving the same' [patent_app_type] => utility [patent_app_number] => 11/148532 [patent_app_country] => US [patent_app_date] => 2005-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5507 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/242/07242612.pdf [firstpage_image] =>[orig_patent_app_number] => 11148532 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 736691 [patent_doc_number] => 07038934 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-02 [patent_title] => 'Nonvolatile ferroelectric memory device and method for storing multiple bit using the same' [patent_app_type] => utility [patent_app_number] => 11/142532 [patent_app_country] => US [patent_app_date] => 2005-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 25 [patent_no_of_words] => 10234 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/038/07038934.pdf [firstpage_image] =>[orig_patent_app_number] => 11142532 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 887688 [patent_doc_number] => 07352608 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-01 [patent_title] => 'Controllable nanomechanical memory element' [patent_app_type] => utility [patent_app_number] => 11/597150 [patent_app_country] => US [patent_app_date] => 2005-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 28 [patent_no_of_words] => 5937 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/352/07352608.pdf [firstpage_image] =>[orig_patent_app_number] => 11597150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 639759 [patent_doc_number] => 07126855 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-24 [patent_title] => 'Semiconductor device that enables simultaneous read and write/read operation' [patent_app_type] => utility [patent_app_number] => 11/125073 [patent_app_country] => US [patent_app_date] => 2005-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 47 [patent_figures_cnt] => 61 [patent_no_of_words] => 18575 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/126/07126855.pdf [firstpage_image] =>[orig_patent_app_number] => 11125073 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7109768 [patent_doc_number] => 20050207222 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-22 [patent_title] => 'Detecting over programmed memory' [patent_app_type] => utility [patent_app_number] => 11/124709 [patent_app_country] => US [patent_app_date] => 2005-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 14094 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0207/20050207222.pdf [firstpage_image] =>[orig_patent_app_number] => 11124709 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 693420 [patent_doc_number] => 07075856 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-11 [patent_title] => 'Apparatus for latency specific duty cycle correction' [patent_app_type] => utility [patent_app_number] => 11/124784 [patent_app_country] => US [patent_app_date] => 2005-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3757 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/075/07075856.pdf [firstpage_image] =>[orig_patent_app_number] => 11124784 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 689020 [patent_doc_number] => 07079419 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-18 [patent_title] => 'NAND flash memory with read and verification for threshold uniformity' [patent_app_type] => utility [patent_app_number] => 11/122708 [patent_app_country] => US [patent_app_date] => 2005-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3339 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/079/07079419.pdf [firstpage_image] =>[orig_patent_app_number] => 11122708 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 763686 [patent_doc_number] => 07012830 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-03-14 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/117456 [patent_app_country] => US [patent_app_date] => 2005-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 23 [patent_no_of_words] => 6350 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/012/07012830.pdf [firstpage_image] =>[orig_patent_app_number] => 11117456 [rel_patent_id] =>[rel_patent_doc_number] =>)