Son Luu Mai

Array ( [id] => 732636 [patent_doc_number] => 07042750 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-09 [patent_title] => 'Read only memory devices with independently precharged virtual ground and bit lines' [patent_app_type] => utility [patent_app_number] => 10/910669 [patent_app_country] => US [patent_app_date] => 2004-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 6553 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/042/07042750.pdf [firstpage_image] =>[orig_patent_app_number] => 10910669 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 482254 [patent_doc_number] => 07224595 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-05-29 [patent_title] => '276-Pin buffered memory module with enhanced fault tolerance' [patent_app_type] => utility [patent_app_number] => 10/903371 [patent_app_country] => US [patent_app_date] => 2004-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 17 [patent_no_of_words] => 6583 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/224/07224595.pdf [firstpage_image] =>[orig_patent_app_number] => 10903371 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 991645 [patent_doc_number] => 06920081 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-19 [patent_title] => 'Apparatus for latency specific duty cycle correction' [patent_app_type] => utility [patent_app_number] => 10/898762 [patent_app_country] => US [patent_app_date] => 2004-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3706 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/920/06920081.pdf [firstpage_image] =>[orig_patent_app_number] => 10898762 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 997782 [patent_doc_number] => 06914799 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-05 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 10/891099 [patent_app_country] => US [patent_app_date] => 2004-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 23 [patent_no_of_words] => 6325 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/914/06914799.pdf [firstpage_image] =>[orig_patent_app_number] => 10891099 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 983534 [patent_doc_number] => 06928002 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-09 [patent_title] => 'Non-volatile semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 10/884739 [patent_app_country] => US [patent_app_date] => 2004-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 19 [patent_no_of_words] => 6727 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/928/06928002.pdf [firstpage_image] =>[orig_patent_app_number] => 10884739 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 617832 [patent_doc_number] => 07145793 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-12-05 [patent_title] => 'Electrically addressable memory switch' [patent_app_type] => utility [patent_app_number] => 10/873069 [patent_app_country] => US [patent_app_date] => 2004-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3490 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/145/07145793.pdf [firstpage_image] =>[orig_patent_app_number] => 10873069 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 870796 [patent_doc_number] => 07366025 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-29 [patent_title] => 'Reduced power programming of non-volatile cells' [patent_app_type] => utility [patent_app_number] => 10/864500 [patent_app_country] => US [patent_app_date] => 2004-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 3910 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/366/07366025.pdf [firstpage_image] =>[orig_patent_app_number] => 10864500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6943631 [patent_doc_number] => 20050195680 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-08 [patent_title] => 'Semiconductor storage device' [patent_app_type] => utility [patent_app_number] => 10/864632 [patent_app_country] => US [patent_app_date] => 2004-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3733 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20050195680.pdf [firstpage_image] =>[orig_patent_app_number] => 10864632 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 736761 [patent_doc_number] => 07038967 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-02 [patent_title] => 'Semiconductor apparatus capable of performing refresh control' [patent_app_type] => utility [patent_app_number] => 10/864814 [patent_app_country] => US [patent_app_date] => 2004-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 7479 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/038/07038967.pdf [firstpage_image] =>[orig_patent_app_number] => 10864814 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7342466 [patent_doc_number] => 20040246763 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-09 [patent_title] => 'Semiconductor memory device' [patent_app_type] => new [patent_app_number] => 10/862327 [patent_app_country] => US [patent_app_date] => 2004-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4807 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0246/20040246763.pdf [firstpage_image] =>[orig_patent_app_number] => 10862327 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7237511 [patent_doc_number] => 20050270872 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-08 [patent_title] => 'LOW POWER DISSIPATING SENSE AMPLIFIER' [patent_app_type] => utility [patent_app_number] => 10/863924 [patent_app_country] => US [patent_app_date] => 2004-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5735 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0270/20050270872.pdf [firstpage_image] =>[orig_patent_app_number] => 10863924 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7024095 [patent_doc_number] => 20050018489 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-27 [patent_title] => 'Non-volatile semiconductor memory device and electric device with the same' [patent_app_type] => utility [patent_app_number] => 10/862538 [patent_app_country] => US [patent_app_date] => 2004-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5928 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0018/20050018489.pdf [firstpage_image] =>[orig_patent_app_number] => 10862538 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 772036 [patent_doc_number] => 07006394 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-28 [patent_title] => 'Apparatus and method for semiconductor device repair with reduced number of programmable elements' [patent_app_type] => utility [patent_app_number] => 10/862532 [patent_app_country] => US [patent_app_date] => 2004-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 5808 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/006/07006394.pdf [firstpage_image] =>[orig_patent_app_number] => 10862532 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 772032 [patent_doc_number] => 07006393 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-28 [patent_title] => 'Method and apparatus for semiconductor device repair with reduced number of programmable elements' [patent_app_type] => utility [patent_app_number] => 10/862284 [patent_app_country] => US [patent_app_date] => 2004-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 6568 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/006/07006393.pdf [firstpage_image] =>[orig_patent_app_number] => 10862284 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7237370 [patent_doc_number] => 20050270850 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-08 [patent_title] => 'Nonvolatile flash memory and method of operating the same' [patent_app_type] => utility [patent_app_number] => 10/861392 [patent_app_country] => US [patent_app_date] => 2004-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 3789 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0270/20050270850.pdf [firstpage_image] =>[orig_patent_app_number] => 10861392 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 741583 [patent_doc_number] => 07035164 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-25 [patent_title] => 'Semiconductor memory device with a bypass circuit for verifying the characteristics of an internal clock signal' [patent_app_type] => utility [patent_app_number] => 10/861038 [patent_app_country] => US [patent_app_date] => 2004-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7320 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/035/07035164.pdf [firstpage_image] =>[orig_patent_app_number] => 10861038 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7237549 [patent_doc_number] => 20050270881 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-08 [patent_title] => 'SPEEDING UP THE POWER-UP PROCEDURE FOR LOW POWER RAM' [patent_app_type] => utility [patent_app_number] => 10/861162 [patent_app_country] => US [patent_app_date] => 2004-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2887 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0270/20050270881.pdf [firstpage_image] =>[orig_patent_app_number] => 10861162 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7367993 [patent_doc_number] => 20040218437 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-04 [patent_title] => 'Semiconductor device that enables simultaneous read and write/read operation' [patent_app_type] => new [patent_app_number] => 10/860275 [patent_app_country] => US [patent_app_date] => 2004-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 48 [patent_figures_cnt] => 48 [patent_no_of_words] => 20861 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 3 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0218/20040218437.pdf [firstpage_image] =>[orig_patent_app_number] => 10860275 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 718882 [patent_doc_number] => 07054191 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-05-30 [patent_title] => 'Method and system for writing data to memory cells' [patent_app_type] => utility [patent_app_number] => 10/860194 [patent_app_country] => US [patent_app_date] => 2004-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2967 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/054/07054191.pdf [firstpage_image] =>[orig_patent_app_number] => 10860194 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 768594 [patent_doc_number] => 07009887 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-03-07 [patent_title] => 'Method of determining voltage compensation for flash memory devices' [patent_app_type] => utility [patent_app_number] => 10/860450 [patent_app_country] => US [patent_app_date] => 2004-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 6864 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/009/07009887.pdf [firstpage_image] =>[orig_patent_app_number] => 10860450 [rel_patent_id] =>[rel_patent_doc_number] =>)