Son Luu Mai

Array ( [id] => 6950940 [patent_doc_number] => 20050226034 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-13 [patent_title] => 'Resistance change sensor' [patent_app_type] => utility [patent_app_number] => 10/816482 [patent_app_country] => US [patent_app_date] => 2004-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 5096 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0226/20050226034.pdf [firstpage_image] =>[orig_patent_app_number] => 10816482 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7102640 [patent_doc_number] => 20050105366 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-19 [patent_title] => 'Method for detecting and preventing tampering with one-time programmable digital devices' [patent_app_type] => utility [patent_app_number] => 10/815348 [patent_app_country] => US [patent_app_date] => 2004-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3868 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0105/20050105366.pdf [firstpage_image] =>[orig_patent_app_number] => 10815348 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 547300 [patent_doc_number] => 07177182 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-02-13 [patent_title] => 'Rewriteable electronic fuses' [patent_app_type] => utility [patent_app_number] => 10/814868 [patent_app_country] => US [patent_app_date] => 2004-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 37 [patent_no_of_words] => 13930 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/177/07177182.pdf [firstpage_image] =>[orig_patent_app_number] => 10814868 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 693387 [patent_doc_number] => 07075835 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-11 [patent_title] => 'Redundancy control circuit which surely programs program elements and semiconductor memory using the same' [patent_app_type] => utility [patent_app_number] => 10/809044 [patent_app_country] => US [patent_app_date] => 2004-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 11815 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/075/07075835.pdf [firstpage_image] =>[orig_patent_app_number] => 10809044 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 144208 [patent_doc_number] => 07688643 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-30 [patent_title] => 'Device and method for controlling solid-state memory system' [patent_app_type] => utility [patent_app_number] => 10/809061 [patent_app_country] => US [patent_app_date] => 2004-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 9653 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/688/07688643.pdf [firstpage_image] =>[orig_patent_app_number] => 10809061 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7293491 [patent_doc_number] => 20040213050 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-28 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => new [patent_app_number] => 10/806417 [patent_app_country] => US [patent_app_date] => 2004-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6584 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0213/20040213050.pdf [firstpage_image] =>[orig_patent_app_number] => 10806417 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 631858 [patent_doc_number] => 07133304 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-11-07 [patent_title] => 'Method and apparatus to reduce storage node disturbance in ferroelectric memory' [patent_app_type] => utility [patent_app_number] => 10/805809 [patent_app_country] => US [patent_app_date] => 2004-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 9517 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/133/07133304.pdf [firstpage_image] =>[orig_patent_app_number] => 10805809 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1019866 [patent_doc_number] => 06891772 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-05-10 [patent_title] => 'High speed DRAM architecture with uniform access latency' [patent_app_type] => utility [patent_app_number] => 10/804182 [patent_app_country] => US [patent_app_date] => 2004-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 18 [patent_no_of_words] => 7777 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/891/06891772.pdf [firstpage_image] =>[orig_patent_app_number] => 10804182 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 670059 [patent_doc_number] => 07095642 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-08-22 [patent_title] => 'Method and circuit for reducing defect current from array element failures in random access memories' [patent_app_type] => utility [patent_app_number] => 10/799742 [patent_app_country] => US [patent_app_date] => 2004-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 6205 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/095/07095642.pdf [firstpage_image] =>[orig_patent_app_number] => 10799742 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 944835 [patent_doc_number] => 06967891 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-11-22 [patent_title] => 'Information processing apparatus and semiconductor memory' [patent_app_type] => utility [patent_app_number] => 10/797178 [patent_app_country] => US [patent_app_date] => 2004-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 11347 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/967/06967891.pdf [firstpage_image] =>[orig_patent_app_number] => 10797178 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 931945 [patent_doc_number] => 06980456 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-12-27 [patent_title] => 'Memory with low and fixed pre-charge loading' [patent_app_type] => utility [patent_app_number] => 10/794048 [patent_app_country] => US [patent_app_date] => 2004-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3398 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/980/06980456.pdf [firstpage_image] =>[orig_patent_app_number] => 10794048 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 762068 [patent_doc_number] => 07016235 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-03-21 [patent_title] => 'Data sorting in memories' [patent_app_type] => utility [patent_app_number] => 10/794782 [patent_app_country] => US [patent_app_date] => 2004-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 27 [patent_no_of_words] => 12039 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/016/07016235.pdf [firstpage_image] =>[orig_patent_app_number] => 10794782 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 635951 [patent_doc_number] => 07130216 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-31 [patent_title] => 'One-device non-volatile random access memory cell' [patent_app_type] => utility [patent_app_number] => 10/788230 [patent_app_country] => US [patent_app_date] => 2004-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 22 [patent_no_of_words] => 6956 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/130/07130216.pdf [firstpage_image] =>[orig_patent_app_number] => 10788230 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1082839 [patent_doc_number] => 06833278 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-12-21 [patent_title] => 'Low remanence flux concentrator for MRAM devices' [patent_app_type] => B2 [patent_app_number] => 10/785769 [patent_app_country] => US [patent_app_date] => 2004-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 36 [patent_no_of_words] => 8595 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/833/06833278.pdf [firstpage_image] =>[orig_patent_app_number] => 10785769 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7474101 [patent_doc_number] => 20040168014 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-26 [patent_title] => 'Device and method for controlling solid-state memory system' [patent_app_type] => new [patent_app_number] => 10/785373 [patent_app_country] => US [patent_app_date] => 2004-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9322 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0168/20040168014.pdf [firstpage_image] =>[orig_patent_app_number] => 10785373 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7608818 [patent_doc_number] => 06999373 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-14 [patent_title] => 'High speed wordline decoder for driving a long wordline' [patent_app_type] => utility [patent_app_number] => 10/777674 [patent_app_country] => US [patent_app_date] => 2004-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2481 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/999/06999373.pdf [firstpage_image] =>[orig_patent_app_number] => 10777674 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7150758 [patent_doc_number] => 20050024984 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-03 [patent_title] => 'Data input circuit and method for synchronous semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 10/771488 [patent_app_country] => US [patent_app_date] => 2004-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 7470 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20050024984.pdf [firstpage_image] =>[orig_patent_app_number] => 10771488 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 467053 [patent_doc_number] => 07239568 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-03 [patent_title] => 'Current threshold detector' [patent_app_type] => utility [patent_app_number] => 10/767428 [patent_app_country] => US [patent_app_date] => 2004-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 5697 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/239/07239568.pdf [firstpage_image] =>[orig_patent_app_number] => 10767428 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7342607 [patent_doc_number] => 20040246806 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-09 [patent_title] => 'Semiconductor memory having a flexible dual-bank architecture with improved row decoding' [patent_app_type] => new [patent_app_number] => 10/768398 [patent_app_country] => US [patent_app_date] => 2004-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 9060 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0246/20040246806.pdf [firstpage_image] =>[orig_patent_app_number] => 10768398 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 682459 [patent_doc_number] => 07085149 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-01 [patent_title] => 'Method and apparatus for reducing leakage current in a read only memory device using transistor bias' [patent_app_type] => utility [patent_app_number] => 10/764000 [patent_app_country] => US [patent_app_date] => 2004-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3958 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/085/07085149.pdf [firstpage_image] =>[orig_patent_app_number] => 10764000 [rel_patent_id] =>[rel_patent_doc_number] =>)