Son Luu Mai

Array ( [id] => 1064762 [patent_doc_number] => 06850430 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-02-01 [patent_title] => 'Regulating a magnetic memory cell write current' [patent_app_type] => utility [patent_app_number] => 10/725746 [patent_app_country] => US [patent_app_date] => 2003-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 5235 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/850/06850430.pdf [firstpage_image] =>[orig_patent_app_number] => 10725746 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 657246 [patent_doc_number] => 07110283 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-19 [patent_title] => 'Semiconductor memory device and semiconductor integrated circuit' [patent_app_type] => utility [patent_app_number] => 10/722461 [patent_app_country] => US [patent_app_date] => 2003-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 15 [patent_no_of_words] => 10896 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 276 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/110/07110283.pdf [firstpage_image] =>[orig_patent_app_number] => 10722461 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7320541 [patent_doc_number] => 20040136248 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-15 [patent_title] => 'Semiconductor memory' [patent_app_type] => new [patent_app_number] => 10/724565 [patent_app_country] => US [patent_app_date] => 2003-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 36 [patent_no_of_words] => 25972 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0136/20040136248.pdf [firstpage_image] =>[orig_patent_app_number] => 10724565 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7287876 [patent_doc_number] => 20040109353 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-10 [patent_title] => 'Semiconductor memory device and method for correcting a reference cell' [patent_app_type] => new [patent_app_number] => 10/723143 [patent_app_country] => US [patent_app_date] => 2003-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5330 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0109/20040109353.pdf [firstpage_image] =>[orig_patent_app_number] => 10723143 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1000777 [patent_doc_number] => 06912172 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-28 [patent_title] => 'Semiconductor device and method of the semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/718562 [patent_app_country] => US [patent_app_date] => 2003-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 34 [patent_no_of_words] => 13650 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/912/06912172.pdf [firstpage_image] =>[orig_patent_app_number] => 10718562 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1032624 [patent_doc_number] => 06879518 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-04-12 [patent_title] => 'Embedded memory with security row lock protection' [patent_app_type] => utility [patent_app_number] => 10/718748 [patent_app_country] => US [patent_app_date] => 2003-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2742 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/879/06879518.pdf [firstpage_image] =>[orig_patent_app_number] => 10718748 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 697612 [patent_doc_number] => 07072205 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-04 [patent_title] => 'Floating-body DRAM with two-phase write' [patent_app_type] => utility [patent_app_number] => 10/716755 [patent_app_country] => US [patent_app_date] => 2003-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5194 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 27 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/072/07072205.pdf [firstpage_image] =>[orig_patent_app_number] => 10716755 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7102628 [patent_doc_number] => 20050105354 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-19 [patent_title] => 'BITLINE PRECHARGE TIMING SCHEME TO IMPROVE SIGNAL MARGIN' [patent_app_type] => utility [patent_app_number] => 10/717146 [patent_app_country] => US [patent_app_date] => 2003-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4385 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0105/20050105354.pdf [firstpage_image] =>[orig_patent_app_number] => 10717146 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1054762 [patent_doc_number] => 06859402 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-02-22 [patent_title] => 'Circuit for lines with multiple drivers' [patent_app_type] => utility [patent_app_number] => 10/715311 [patent_app_country] => US [patent_app_date] => 2003-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 5737 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/859/06859402.pdf [firstpage_image] =>[orig_patent_app_number] => 10715311 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1074620 [patent_doc_number] => 06839288 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-01-04 [patent_title] => 'Latch scheme with invalid command detector' [patent_app_type] => utility [patent_app_number] => 10/706146 [patent_app_country] => US [patent_app_date] => 2003-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 2848 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/839/06839288.pdf [firstpage_image] =>[orig_patent_app_number] => 10706146 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7162964 [patent_doc_number] => 20040076055 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-22 [patent_title] => 'Delay lock loop circuit useful in a synchronous system and associated methods' [patent_app_type] => new [patent_app_number] => 10/706003 [patent_app_country] => US [patent_app_date] => 2003-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 14951 [patent_no_of_claims] => 51 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 19 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20040076055.pdf [firstpage_image] =>[orig_patent_app_number] => 10706003 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7210989 [patent_doc_number] => 20040071012 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-15 [patent_title] => 'Method of retaining memory state in a programmable conductor RAM' [patent_app_type] => new [patent_app_number] => 10/701106 [patent_app_country] => US [patent_app_date] => 2003-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3444 [patent_no_of_claims] => 98 [patent_no_of_ind_claims] => 35 [patent_words_short_claim] => 23 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0071/20040071012.pdf [firstpage_image] =>[orig_patent_app_number] => 10701106 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 784551 [patent_doc_number] => 06992932 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-31 [patent_title] => 'Method circuit and system for read error detection in a non-volatile memory array' [patent_app_type] => utility [patent_app_number] => 10/695457 [patent_app_country] => US [patent_app_date] => 2003-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 7332 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/992/06992932.pdf [firstpage_image] =>[orig_patent_app_number] => 10695457 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7320503 [patent_doc_number] => 20040136220 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-15 [patent_title] => 'Method circuit and system for determining a reference voltage' [patent_app_type] => new [patent_app_number] => 10/695448 [patent_app_country] => US [patent_app_date] => 2003-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4889 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0136/20040136220.pdf [firstpage_image] =>[orig_patent_app_number] => 10695448 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 973991 [patent_doc_number] => 06937535 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-30 [patent_title] => 'Semiconductor memory device with reduced data access time' [patent_app_type] => utility [patent_app_number] => 10/696144 [patent_app_country] => US [patent_app_date] => 2003-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 39 [patent_no_of_words] => 22530 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/937/06937535.pdf [firstpage_image] =>[orig_patent_app_number] => 10696144 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 784578 [patent_doc_number] => 06992945 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-31 [patent_title] => 'Fuse circuit' [patent_app_type] => utility [patent_app_number] => 10/692951 [patent_app_country] => US [patent_app_date] => 2003-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 19 [patent_no_of_words] => 15712 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/992/06992945.pdf [firstpage_image] =>[orig_patent_app_number] => 10692951 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7274289 [patent_doc_number] => 20040233740 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-25 [patent_title] => 'Semiconductor memory' [patent_app_type] => new [patent_app_number] => 10/690698 [patent_app_country] => US [patent_app_date] => 2003-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 7405 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0233/20040233740.pdf [firstpage_image] =>[orig_patent_app_number] => 10690698 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7156944 [patent_doc_number] => 20050083748 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-21 [patent_title] => 'Magnetic memory having a calibration system' [patent_app_type] => utility [patent_app_number] => 10/690249 [patent_app_country] => US [patent_app_date] => 2003-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7927 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0083/20050083748.pdf [firstpage_image] =>[orig_patent_app_number] => 10690249 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7342586 [patent_doc_number] => 20040246805 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-09 [patent_title] => 'Semiconductor memory device capable of controlling potential level of power supply line and/or ground line' [patent_app_type] => new [patent_app_number] => 10/689344 [patent_app_country] => US [patent_app_date] => 2003-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 29 [patent_no_of_words] => 22821 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0246/20040246805.pdf [firstpage_image] =>[orig_patent_app_number] => 10689344 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1067359 [patent_doc_number] => 06847544 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-01-25 [patent_title] => 'Magnetic memory which detects changes between first and second resistive states of memory cell' [patent_app_type] => utility [patent_app_number] => 10/689144 [patent_app_country] => US [patent_app_date] => 2003-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 6812 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/847/06847544.pdf [firstpage_image] =>[orig_patent_app_number] => 10689144 [rel_patent_id] =>[rel_patent_doc_number] =>)