
Son Luu Mai
Examiner (ID: 18155)
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2511, 2827, 2818 |
| Total Applications | 3063 |
| Issued Applications | 2917 |
| Pending Applications | 45 |
| Abandoned Applications | 107 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7150686
[patent_doc_number] => 20050024943
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-03
[patent_title] => 'Detecting over programmed memory after further programming'
[patent_app_type] => utility
[patent_app_number] => 10/628962
[patent_app_country] => US
[patent_app_date] => 2003-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 13993
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0024/20050024943.pdf
[firstpage_image] =>[orig_patent_app_number] => 10628962
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/628962 | Detecting over programmed memory after further programming | Jul 28, 2003 | Issued |
Array
(
[id] => 568565
[patent_doc_number] => 07161820
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-01-09
[patent_title] => 'Memory module and memory system having an expandable signal transmission, increased signal transmission and/or high capacity memory'
[patent_app_type] => utility
[patent_app_number] => 10/628517
[patent_app_country] => US
[patent_app_date] => 2003-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 46
[patent_no_of_words] => 11237
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/161/07161820.pdf
[firstpage_image] =>[orig_patent_app_number] => 10628517
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/628517 | Memory module and memory system having an expandable signal transmission, increased signal transmission and/or high capacity memory | Jul 27, 2003 | Issued |
Array
(
[id] => 973985
[patent_doc_number] => 06937532
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-08-30
[patent_title] => 'Semiconductor memory'
[patent_app_type] => utility
[patent_app_number] => 10/628168
[patent_app_country] => US
[patent_app_date] => 2003-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 13347
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/937/06937532.pdf
[firstpage_image] =>[orig_patent_app_number] => 10628168
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/628168 | Semiconductor memory | Jul 27, 2003 | Issued |
Array
(
[id] => 7392566
[patent_doc_number] => 20040017707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-29
[patent_title] => 'Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems'
[patent_app_type] => new
[patent_app_number] => 10/628746
[patent_app_country] => US
[patent_app_date] => 2003-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6700
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20040017707.pdf
[firstpage_image] =>[orig_patent_app_number] => 10628746
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/628746 | Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems | Jul 27, 2003 | Issued |
Array
(
[id] => 1064815
[patent_doc_number] => 06850454
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-02-01
[patent_title] => 'Semiconductor memory device with reduced current consumption during standby state'
[patent_app_type] => utility
[patent_app_number] => 10/626643
[patent_app_country] => US
[patent_app_date] => 2003-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 26
[patent_no_of_words] => 19902
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/850/06850454.pdf
[firstpage_image] =>[orig_patent_app_number] => 10626643
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/626643 | Semiconductor memory device with reduced current consumption during standby state | Jul 24, 2003 | Issued |
Array
(
[id] => 7146421
[patent_doc_number] => 20040170076
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-02
[patent_title] => 'Thin film magnetic memory device suppressing influence of magnetic field noise from power supply wiring'
[patent_app_type] => new
[patent_app_number] => 10/625644
[patent_app_country] => US
[patent_app_date] => 2003-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 10550
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0170/20040170076.pdf
[firstpage_image] =>[orig_patent_app_number] => 10625644
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/625644 | Thin film magnetic memory device suppressing influence of magnetic field noise from power supply wiring | Jul 23, 2003 | Issued |
Array
(
[id] => 936200
[patent_doc_number] => 06975550
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-12-13
[patent_title] => 'Array transistor amplification method and apparatus for dynamic random access memory'
[patent_app_type] => utility
[patent_app_number] => 10/625962
[patent_app_country] => US
[patent_app_date] => 2003-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 7480
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/975/06975550.pdf
[firstpage_image] =>[orig_patent_app_number] => 10625962
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/625962 | Array transistor amplification method and apparatus for dynamic random access memory | Jul 23, 2003 | Issued |
Array
(
[id] => 1084401
[patent_doc_number] => 06834015
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-12-21
[patent_title] => 'Semiconductor memory device for reducing data accessing time'
[patent_app_type] => B2
[patent_app_number] => 10/621246
[patent_app_country] => US
[patent_app_date] => 2003-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 3475
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/834/06834015.pdf
[firstpage_image] =>[orig_patent_app_number] => 10621246
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/621246 | Semiconductor memory device for reducing data accessing time | Jul 14, 2003 | Issued |
Array
(
[id] => 7087724
[patent_doc_number] => 20050007836
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-13
[patent_title] => 'DATA STROBE SYNCHRONIZATION CIRCUIT AND METHOD FOR DOUBLE DATA RATE, MULTI-BIT WRITES'
[patent_app_type] => utility
[patent_app_number] => 10/617246
[patent_app_country] => US
[patent_app_date] => 2003-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4450
[patent_no_of_claims] => 63
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20050007836.pdf
[firstpage_image] =>[orig_patent_app_number] => 10617246
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/617246 | Data strobe synchronization circuit and method for double data rate, multi-bit writes | Jul 8, 2003 | Issued |
Array
(
[id] => 936190
[patent_doc_number] => 06975540
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-12-13
[patent_title] => 'Semiconductor memory device for differential data amplification and method therefor'
[patent_app_type] => utility
[patent_app_number] => 10/614066
[patent_app_country] => US
[patent_app_date] => 2003-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 12782
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/975/06975540.pdf
[firstpage_image] =>[orig_patent_app_number] => 10614066
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/614066 | Semiconductor memory device for differential data amplification and method therefor | Jul 7, 2003 | Issued |
Array
(
[id] => 557200
[patent_doc_number] => 07170801
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-01-30
[patent_title] => 'Method for replacing defects in a memory and apparatus thereof'
[patent_app_type] => utility
[patent_app_number] => 10/612300
[patent_app_country] => US
[patent_app_date] => 2003-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4044
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/170/07170801.pdf
[firstpage_image] =>[orig_patent_app_number] => 10612300
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/612300 | Method for replacing defects in a memory and apparatus thereof | Jul 2, 2003 | Issued |
Array
(
[id] => 1156074
[patent_doc_number] => 06775186
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-10
[patent_title] => 'Low voltage sensing circuit for non-volatile memory device'
[patent_app_type] => B1
[patent_app_number] => 10/613845
[patent_app_country] => US
[patent_app_date] => 2003-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5756
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/775/06775186.pdf
[firstpage_image] =>[orig_patent_app_number] => 10613845
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/613845 | Low voltage sensing circuit for non-volatile memory device | Jul 2, 2003 | Issued |
Array
(
[id] => 1082230
[patent_doc_number] => 06836439
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-12-28
[patent_title] => 'Ferroelectric memory device comprising redundancy circuit'
[patent_app_type] => B1
[patent_app_number] => 10/608543
[patent_app_country] => US
[patent_app_date] => 2003-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 24
[patent_no_of_words] => 4284
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/836/06836439.pdf
[firstpage_image] =>[orig_patent_app_number] => 10608543
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/608543 | Ferroelectric memory device comprising redundancy circuit | Jun 29, 2003 | Issued |
Array
(
[id] => 7415747
[patent_doc_number] => 20040264289
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-30
[patent_title] => 'Timer lockout circuit for synchronous applications'
[patent_app_type] => new
[patent_app_number] => 10/604168
[patent_app_country] => US
[patent_app_date] => 2003-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2757
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0264/20040264289.pdf
[firstpage_image] =>[orig_patent_app_number] => 10604168
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/604168 | Timer lockout circuit for synchronous applications | Jun 28, 2003 | Issued |
Array
(
[id] => 7386169
[patent_doc_number] => 20040037122
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-26
[patent_title] => 'ROM memory device having repair function for defective cell and method for repairing the defective cell'
[patent_app_type] => new
[patent_app_number] => 10/601560
[patent_app_country] => US
[patent_app_date] => 2003-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5385
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20040037122.pdf
[firstpage_image] =>[orig_patent_app_number] => 10601560
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/601560 | ROM memory device having repair function for defective cell and method for repairing the defective cell | Jun 23, 2003 | Issued |
Array
(
[id] => 7360327
[patent_doc_number] => 20040004868
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-08
[patent_title] => 'Sense amplifier'
[patent_app_type] => new
[patent_app_number] => 10/601868
[patent_app_country] => US
[patent_app_date] => 2003-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2009
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0004/20040004868.pdf
[firstpage_image] =>[orig_patent_app_number] => 10601868
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/601868 | Sense amplifier | Jun 23, 2003 | Issued |
Array
(
[id] => 7244189
[patent_doc_number] => 20040257886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-23
[patent_title] => 'Redundancy circuit for memory array and method for disabling non-redundant wordlines and for enabling redundant wordlines'
[patent_app_type] => new
[patent_app_number] => 10/600064
[patent_app_country] => US
[patent_app_date] => 2003-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4253
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0257/20040257886.pdf
[firstpage_image] =>[orig_patent_app_number] => 10600064
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/600064 | Redundancy circuit for memory array and method for disabling non-redundant wordlines and for enabling redundant wordlines | Jun 19, 2003 | Issued |
Array
(
[id] => 1140210
[patent_doc_number] => 06785179
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-31
[patent_title] => 'Charge sharing between bit lines within a memory circuit to increase recharge speed'
[patent_app_type] => B1
[patent_app_number] => 10/464848
[patent_app_country] => US
[patent_app_date] => 2003-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3345
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/785/06785179.pdf
[firstpage_image] =>[orig_patent_app_number] => 10464848
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/464848 | Charge sharing between bit lines within a memory circuit to increase recharge speed | Jun 18, 2003 | Issued |
Array
(
[id] => 7963135
[patent_doc_number] => 06680862
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-01-20
[patent_title] => 'Memory device having wide margin of data reading operation, for storing data by change in electric resistance value'
[patent_app_type] => B2
[patent_app_number] => 10/446872
[patent_app_country] => US
[patent_app_date] => 2003-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 26
[patent_no_of_words] => 15609
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/680/06680862.pdf
[firstpage_image] =>[orig_patent_app_number] => 10446872
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/446872 | Memory device having wide margin of data reading operation, for storing data by change in electric resistance value | May 28, 2003 | Issued |
Array
(
[id] => 1108146
[patent_doc_number] => 06813181
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-11-02
[patent_title] => 'Circuit configuration for a current switch of a bit/word line of a MRAM device'
[patent_app_type] => B1
[patent_app_number] => 10/445550
[patent_app_country] => US
[patent_app_date] => 2003-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4192
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/813/06813181.pdf
[firstpage_image] =>[orig_patent_app_number] => 10445550
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/445550 | Circuit configuration for a current switch of a bit/word line of a MRAM device | May 26, 2003 | Issued |