Son Luu Mai

Array ( [id] => 883978 [patent_doc_number] => RE040172 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2008-03-25 [patent_title] => 'Multi-bank testing apparatus for a synchronous dram' [patent_app_type] => reissue [patent_app_number] => 10/334147 [patent_app_country] => US [patent_app_date] => 2002-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 4198 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/040/RE040172.pdf [firstpage_image] =>[orig_patent_app_number] => 10334147 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1122840 [patent_doc_number] => 06798685 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-09-28 [patent_title] => 'Multi-output multiplexor' [patent_app_type] => B2 [patent_app_number] => 10/330150 [patent_app_country] => US [patent_app_date] => 2002-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 16 [patent_no_of_words] => 7986 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/798/06798685.pdf [firstpage_image] =>[orig_patent_app_number] => 10330150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1140241 [patent_doc_number] => 06785187 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-31 [patent_title] => 'Semiconductor device having integrated memory and logic' [patent_app_type] => B2 [patent_app_number] => 10/325932 [patent_app_country] => US [patent_app_date] => 2002-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 14667 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/785/06785187.pdf [firstpage_image] =>[orig_patent_app_number] => 10325932 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6682022 [patent_doc_number] => 20030117886 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-26 [patent_title] => 'Non-volatile semiconductor memory device' [patent_app_type] => new [patent_app_number] => 10/328149 [patent_app_country] => US [patent_app_date] => 2002-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6814 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0117/20030117886.pdf [firstpage_image] =>[orig_patent_app_number] => 10328149 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7624504 [patent_doc_number] => 06724672 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-04-20 [patent_title] => 'Integrated memory having a precharge circuit for precharging a bit line' [patent_app_type] => B2 [patent_app_number] => 10/325349 [patent_app_country] => US [patent_app_date] => 2002-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 0 [patent_no_of_words] => 2567 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/724/06724672.pdf [firstpage_image] =>[orig_patent_app_number] => 10325349 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1163771 [patent_doc_number] => 06765830 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-07-20 [patent_title] => 'Memory device with SRAM interface and DRAM cells' [patent_app_type] => B2 [patent_app_number] => 10/318746 [patent_app_country] => US [patent_app_date] => 2002-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 2494 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/765/06765830.pdf [firstpage_image] =>[orig_patent_app_number] => 10318746 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6855116 [patent_doc_number] => 20030128617 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-10 [patent_title] => 'Semiconductor memory device and a method for generating a block selection signal of the same' [patent_app_type] => new [patent_app_number] => 10/318446 [patent_app_country] => US [patent_app_date] => 2002-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4710 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0128/20030128617.pdf [firstpage_image] =>[orig_patent_app_number] => 10318446 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 944802 [patent_doc_number] => 06967858 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-11-22 [patent_title] => 'Nonvolatile ferroelectric memory device and method for storing multiple bit using the same' [patent_app_type] => utility [patent_app_number] => 10/317150 [patent_app_country] => US [patent_app_date] => 2002-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 25 [patent_no_of_words] => 10204 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/967/06967858.pdf [firstpage_image] =>[orig_patent_app_number] => 10317150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6667682 [patent_doc_number] => 20030112665 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-19 [patent_title] => 'Semiconductor memory device, data processor, and method of determining frequency' [patent_app_type] => new [patent_app_number] => 10/317066 [patent_app_country] => US [patent_app_date] => 2002-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8932 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0112/20030112665.pdf [firstpage_image] =>[orig_patent_app_number] => 10317066 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7352395 [patent_doc_number] => 20040013002 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-22 [patent_title] => 'METHOD OF ERASING FLASH MEMORY CELLS' [patent_app_type] => new [patent_app_number] => 10/315246 [patent_app_country] => US [patent_app_date] => 2002-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2391 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0013/20040013002.pdf [firstpage_image] =>[orig_patent_app_number] => 10315246 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1194901 [patent_doc_number] => 06731542 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-04 [patent_title] => 'Circuit for accurate memory read operations' [patent_app_type] => B1 [patent_app_number] => 10/313444 [patent_app_country] => US [patent_app_date] => 2002-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5040 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/731/06731542.pdf [firstpage_image] =>[orig_patent_app_number] => 10313444 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7610480 [patent_doc_number] => 06842378 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-01-11 [patent_title] => 'Flash memory device and method of erasing the same' [patent_app_type] => utility [patent_app_number] => 10/310142 [patent_app_country] => US [patent_app_date] => 2002-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5209 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/842/06842378.pdf [firstpage_image] =>[orig_patent_app_number] => 10310142 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1204590 [patent_doc_number] => 06721199 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-04-13 [patent_title] => 'Nonvolatile ferroelectric memory device and method for operating main bitline load controller thereof' [patent_app_type] => B2 [patent_app_number] => 10/307950 [patent_app_country] => US [patent_app_date] => 2002-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 24 [patent_no_of_words] => 8172 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/721/06721199.pdf [firstpage_image] =>[orig_patent_app_number] => 10307950 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6790951 [patent_doc_number] => 20030086295 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-08 [patent_title] => 'Semiconductor device that enables simultaneous read and write/read operation' [patent_app_type] => new [patent_app_number] => 10/307283 [patent_app_country] => US [patent_app_date] => 2002-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 48 [patent_figures_cnt] => 48 [patent_no_of_words] => 20870 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0086/20030086295.pdf [firstpage_image] =>[orig_patent_app_number] => 10307283 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6768901 [patent_doc_number] => 20030214841 [patent_country] => US [patent_kind] => A9 [patent_issue_date] => 2003-11-20 [patent_title] => 'Multi-headed decoder structure utilizing memory array line driver with dual purpose driver device' [patent_app_type] => corrected [patent_app_number] => 10/306887 [patent_app_country] => US [patent_app_date] => 2002-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 13580 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A9/0214/20030214841.pdf [firstpage_image] =>[orig_patent_app_number] => 10306887 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6768901 [patent_doc_number] => 20030214841 [patent_country] => US [patent_kind] => A9 [patent_issue_date] => 2003-11-20 [patent_title] => 'Multi-headed decoder structure utilizing memory array line driver with dual purpose driver device' [patent_app_type] => corrected [patent_app_number] => 10/306887 [patent_app_country] => US [patent_app_date] => 2002-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 13580 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A9/0214/20030214841.pdf [firstpage_image] =>[orig_patent_app_number] => 10306887 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1194926 [patent_doc_number] => 06731554 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-04 [patent_title] => '2T2C signal margin test mode using resistive element' [patent_app_type] => B1 [patent_app_number] => 10/301546 [patent_app_country] => US [patent_app_date] => 2002-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3163 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/731/06731554.pdf [firstpage_image] =>[orig_patent_app_number] => 10301546 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1155989 [patent_doc_number] => 06775177 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-10 [patent_title] => 'Semiconductor memory device switchable to twin memory cell configuration' [patent_app_type] => B2 [patent_app_number] => 10/298648 [patent_app_country] => US [patent_app_date] => 2002-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 14 [patent_no_of_words] => 10267 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 317 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/775/06775177.pdf [firstpage_image] =>[orig_patent_app_number] => 10298648 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6759857 [patent_doc_number] => 20030123218 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-03 [patent_title] => 'Arrangement for voltage supply to a volatile semiconductor memory' [patent_app_type] => new [patent_app_number] => 10/169446 [patent_app_country] => US [patent_app_date] => 2002-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2558 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0123/20030123218.pdf [firstpage_image] =>[orig_patent_app_number] => 10169446 [rel_patent_id] =>[rel_patent_doc_number] =>)