Son Luu Mai

Array ( [id] => 1204590 [patent_doc_number] => 06721199 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-04-13 [patent_title] => 'Nonvolatile ferroelectric memory device and method for operating main bitline load controller thereof' [patent_app_type] => B2 [patent_app_number] => 10/307950 [patent_app_country] => US [patent_app_date] => 2002-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 24 [patent_no_of_words] => 8172 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/721/06721199.pdf [firstpage_image] =>[orig_patent_app_number] => 10307950 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6790951 [patent_doc_number] => 20030086295 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-08 [patent_title] => 'Semiconductor device that enables simultaneous read and write/read operation' [patent_app_type] => new [patent_app_number] => 10/307283 [patent_app_country] => US [patent_app_date] => 2002-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 48 [patent_figures_cnt] => 48 [patent_no_of_words] => 20870 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0086/20030086295.pdf [firstpage_image] =>[orig_patent_app_number] => 10307283 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6768901 [patent_doc_number] => 20030214841 [patent_country] => US [patent_kind] => A9 [patent_issue_date] => 2003-11-20 [patent_title] => 'Multi-headed decoder structure utilizing memory array line driver with dual purpose driver device' [patent_app_type] => corrected [patent_app_number] => 10/306887 [patent_app_country] => US [patent_app_date] => 2002-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 13580 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A9/0214/20030214841.pdf [firstpage_image] =>[orig_patent_app_number] => 10306887 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6768901 [patent_doc_number] => 20030214841 [patent_country] => US [patent_kind] => A9 [patent_issue_date] => 2003-11-20 [patent_title] => 'Multi-headed decoder structure utilizing memory array line driver with dual purpose driver device' [patent_app_type] => corrected [patent_app_number] => 10/306887 [patent_app_country] => US [patent_app_date] => 2002-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 13580 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A9/0214/20030214841.pdf [firstpage_image] =>[orig_patent_app_number] => 10306887 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1194926 [patent_doc_number] => 06731554 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-04 [patent_title] => '2T2C signal margin test mode using resistive element' [patent_app_type] => B1 [patent_app_number] => 10/301546 [patent_app_country] => US [patent_app_date] => 2002-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3163 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/731/06731554.pdf [firstpage_image] =>[orig_patent_app_number] => 10301546 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1155989 [patent_doc_number] => 06775177 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-10 [patent_title] => 'Semiconductor memory device switchable to twin memory cell configuration' [patent_app_type] => B2 [patent_app_number] => 10/298648 [patent_app_country] => US [patent_app_date] => 2002-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 14 [patent_no_of_words] => 10267 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 317 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/775/06775177.pdf [firstpage_image] =>[orig_patent_app_number] => 10298648 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6759857 [patent_doc_number] => 20030123218 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-03 [patent_title] => 'Arrangement for voltage supply to a volatile semiconductor memory' [patent_app_type] => new [patent_app_number] => 10/169446 [patent_app_country] => US [patent_app_date] => 2002-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2558 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0123/20030123218.pdf [firstpage_image] =>[orig_patent_app_number] => 10169446 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6667669 [patent_doc_number] => 20030112652 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-19 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => new [patent_app_number] => 10/289254 [patent_app_country] => US [patent_app_date] => 2002-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 9370 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0112/20030112652.pdf [firstpage_image] =>[orig_patent_app_number] => 10289254 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6809323 [patent_doc_number] => 20030199262 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-23 [patent_title] => 'Multi-clock domain data input-processing device having clock-reciving locked loop and clock signal input method thereof' [patent_app_type] => new [patent_app_number] => 10/288540 [patent_app_country] => US [patent_app_date] => 2002-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 7804 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0199/20030199262.pdf [firstpage_image] =>[orig_patent_app_number] => 10288540 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1174252 [patent_doc_number] => 06757213 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-06-29 [patent_title] => 'Synchronous DRAM controller' [patent_app_type] => B2 [patent_app_number] => 10/285550 [patent_app_country] => US [patent_app_date] => 2002-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 0 [patent_no_of_words] => 3454 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 217 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/757/06757213.pdf [firstpage_image] =>[orig_patent_app_number] => 10285550 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1176077 [patent_doc_number] => 06754109 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-06-22 [patent_title] => 'Method of programming memory cells' [patent_app_type] => B1 [patent_app_number] => 10/282847 [patent_app_country] => US [patent_app_date] => 2002-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2829 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/754/06754109.pdf [firstpage_image] =>[orig_patent_app_number] => 10282847 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7624498 [patent_doc_number] => 06724678 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-04-20 [patent_title] => 'Nonvolatile semiconductor memory unit' [patent_app_type] => B2 [patent_app_number] => 10/281249 [patent_app_country] => US [patent_app_date] => 2002-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3224 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/724/06724678.pdf [firstpage_image] =>[orig_patent_app_number] => 10281249 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6790941 [patent_doc_number] => 20030086285 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-08 [patent_title] => 'Ferroelectric semiconductor memory' [patent_app_type] => new [patent_app_number] => 10/279853 [patent_app_country] => US [patent_app_date] => 2002-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5152 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0086/20030086285.pdf [firstpage_image] =>[orig_patent_app_number] => 10279853 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6833629 [patent_doc_number] => 20030161174 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-08-28 [patent_title] => 'Semiconductor memory' [patent_app_type] => new [patent_app_number] => 10/277150 [patent_app_country] => US [patent_app_date] => 2002-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 7173 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0161/20030161174.pdf [firstpage_image] =>[orig_patent_app_number] => 10277150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1191091 [patent_doc_number] => 06735105 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-11 [patent_title] => 'Semiconductor circuit supplied with a varying power supply voltage, and method for operating the same' [patent_app_type] => B2 [patent_app_number] => 10/277050 [patent_app_country] => US [patent_app_date] => 2002-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 8503 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/735/06735105.pdf [firstpage_image] =>[orig_patent_app_number] => 10277050 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7162913 [patent_doc_number] => 20040076042 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-22 [patent_title] => 'High performance memory column group repair scheme with small area penalty' [patent_app_type] => new [patent_app_number] => 10/272551 [patent_app_country] => US [patent_app_date] => 2002-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3396 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20040076042.pdf [firstpage_image] =>[orig_patent_app_number] => 10272551 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6808158 [patent_doc_number] => 20030198097 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-23 [patent_title] => 'Semiconductor memory device having preamplifier with improved data propagation speed' [patent_app_type] => new [patent_app_number] => 10/270653 [patent_app_country] => US [patent_app_date] => 2002-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 12233 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0198/20030198097.pdf [firstpage_image] =>[orig_patent_app_number] => 10270653 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1174127 [patent_doc_number] => 06757200 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-06-29 [patent_title] => 'Semiconductor memory having dual port cell supporting hidden refresh' [patent_app_type] => B2 [patent_app_number] => 10/269599 [patent_app_country] => US [patent_app_date] => 2002-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4866 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/757/06757200.pdf [firstpage_image] =>[orig_patent_app_number] => 10269599 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1234523 [patent_doc_number] => 06693838 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-02-17 [patent_title] => 'Semiconductor memory device equipped with refresh timing signal generator' [patent_app_type] => B2 [patent_app_number] => 10/267753 [patent_app_country] => US [patent_app_date] => 2002-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7649 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/693/06693838.pdf [firstpage_image] =>[orig_patent_app_number] => 10267753 [rel_patent_id] =>[rel_patent_doc_number] =>)