
Sophia T. Nguyen
Examiner (ID: 13973)
| Most Active Art Unit | 2822 |
| Art Unit(s) | 2893, 2822, 2821 |
| Total Applications | 655 |
| Issued Applications | 250 |
| Pending Applications | 133 |
| Abandoned Applications | 284 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16210530
[patent_doc_number] => 20200243520
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/845102
[patent_app_country] => US
[patent_app_date] => 2020-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4828
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16845102
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/845102 | Semiconductor device | Apr 9, 2020 | Issued |
Array
(
[id] => 17630955
[patent_doc_number] => 20220165970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-26
[patent_title] => THIN-FILM TRANSISTOR AND METHOD FOR PRODUCING A THIN-FILM TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 17/440649
[patent_app_country] => US
[patent_app_date] => 2020-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6345
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17440649
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/440649 | THIN-FILM TRANSISTOR AND METHOD FOR PRODUCING A THIN-FILM TRANSISTOR | Mar 17, 2020 | Abandoned |
Array
(
[id] => 16163015
[patent_doc_number] => 20200219740
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-09
[patent_title] => PLASMA PROCESSING APPARATUS AND HEATER TEMPERATURE CONTROL METHOD
[patent_app_type] => utility
[patent_app_number] => 16/818132
[patent_app_country] => US
[patent_app_date] => 2020-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11038
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16818132
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/818132 | PLASMA PROCESSING APPARATUS AND HEATER TEMPERATURE CONTROL METHOD | Mar 12, 2020 | Abandoned |
Array
(
[id] => 19720512
[patent_doc_number] => 12206058
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-21
[patent_title] => Method for producing optoelectronic semiconductor devices and optoelectronic semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/435975
[patent_app_country] => US
[patent_app_date] => 2020-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 24
[patent_no_of_words] => 7322
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17435975
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/435975 | Method for producing optoelectronic semiconductor devices and optoelectronic semiconductor device | Mar 4, 2020 | Issued |
Array
(
[id] => 16080681
[patent_doc_number] => 20200194327
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => SEMICONDUCTOR DEVICE PACKAGE
[patent_app_type] => utility
[patent_app_number] => 16/802468
[patent_app_country] => US
[patent_app_date] => 2020-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7864
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16802468
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/802468 | SEMICONDUCTOR DEVICE PACKAGE | Feb 25, 2020 | Abandoned |
Array
(
[id] => 18097407
[patent_doc_number] => 20220415748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-29
[patent_title] => SEMICONDUCTOR DEVICE AND POWER CONVERTER
[patent_app_type] => utility
[patent_app_number] => 17/793936
[patent_app_country] => US
[patent_app_date] => 2020-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7007
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17793936
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/793936 | SEMICONDUCTOR DEVICE AND POWER CONVERTER | Jan 29, 2020 | Pending |
Array
(
[id] => 15969547
[patent_doc_number] => 20200168525
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-28
[patent_title] => INTEGRATED CIRCUIT CHIP PACKAGING
[patent_app_type] => utility
[patent_app_number] => 16/774573
[patent_app_country] => US
[patent_app_date] => 2020-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3164
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16774573
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/774573 | INTEGRATED CIRCUIT CHIP PACKAGING | Jan 27, 2020 | Abandoned |
Array
(
[id] => 15969545
[patent_doc_number] => 20200168524
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-28
[patent_title] => INTEGRATED CIRCUIT CHIP PACKAGING
[patent_app_type] => utility
[patent_app_number] => 16/774524
[patent_app_country] => US
[patent_app_date] => 2020-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3165
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16774524
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/774524 | INTEGRATED CIRCUIT CHIP PACKAGING | Jan 27, 2020 | Abandoned |
Array
(
[id] => 16226262
[patent_doc_number] => 20200251379
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/749119
[patent_app_country] => US
[patent_app_date] => 2020-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5050
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16749119
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/749119 | SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREOF | Jan 21, 2020 | Abandoned |
Array
(
[id] => 17032724
[patent_doc_number] => 11094542
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-17
[patent_title] => Selective deposition of etch-stop layer for enhanced patterning
[patent_app_type] => utility
[patent_app_number] => 16/744022
[patent_app_country] => US
[patent_app_date] => 2020-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 22
[patent_no_of_words] => 6788
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16744022
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/744022 | Selective deposition of etch-stop layer for enhanced patterning | Jan 14, 2020 | Issued |
Array
(
[id] => 16951663
[patent_doc_number] => 20210210355
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-08
[patent_title] => Methods of Plasma Processing Using a Pulsed Electron Beam
[patent_app_type] => utility
[patent_app_number] => 16/737716
[patent_app_country] => US
[patent_app_date] => 2020-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8778
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16737716
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/737716 | Methods of Plasma Processing Using a Pulsed Electron Beam | Jan 7, 2020 | Pending |
Array
(
[id] => 15939213
[patent_doc_number] => 20200161240
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-21
[patent_title] => INTERCONNECT STRUCTURE FOR SEMICONDUCTOR DEVICE AND METHODS OF FABRICATION THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/722630
[patent_app_country] => US
[patent_app_date] => 2019-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7547
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16722630
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/722630 | Interconnect structure for semiconductor device and methods of fabrication thereof | Dec 19, 2019 | Issued |
Array
(
[id] => 18344237
[patent_doc_number] => 11641729
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-02
[patent_title] => Manufacturing method of static random access memory cell
[patent_app_type] => utility
[patent_app_number] => 16/721657
[patent_app_country] => US
[patent_app_date] => 2019-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 6729
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16721657
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/721657 | Manufacturing method of static random access memory cell | Dec 18, 2019 | Issued |
Array
(
[id] => 17652759
[patent_doc_number] => 11355499
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-07
[patent_title] => Static random access memory cell
[patent_app_type] => utility
[patent_app_number] => 16/721632
[patent_app_country] => US
[patent_app_date] => 2019-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 6640
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16721632
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/721632 | Static random access memory cell | Dec 18, 2019 | Issued |
Array
(
[id] => 16645588
[patent_doc_number] => 10923456
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-16
[patent_title] => Systems and methods for hierarchical exposure of an integrated circuit having multiple interconnected die
[patent_app_type] => utility
[patent_app_number] => 16/717848
[patent_app_country] => US
[patent_app_date] => 2019-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 10596
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16717848
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/717848 | Systems and methods for hierarchical exposure of an integrated circuit having multiple interconnected die | Dec 16, 2019 | Issued |
Array
(
[id] => 15776269
[patent_doc_number] => 20200119152
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => Low Resistant Contact Method and Structure
[patent_app_type] => utility
[patent_app_number] => 16/715927
[patent_app_country] => US
[patent_app_date] => 2019-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5805
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16715927
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/715927 | Low resistant contact method and structure | Dec 15, 2019 | Issued |
Array
(
[id] => 17339709
[patent_doc_number] => 20220006040
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-06
[patent_title] => DISPLAY DEVICE, METHOD FOR MANUFACTURING DISPLAY DEVICE, AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/285754
[patent_app_country] => US
[patent_app_date] => 2019-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16281
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17285754
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/285754 | Display device, method for manufacturing display device, and electronic device | Nov 5, 2019 | Issued |
Array
(
[id] => 17986444
[patent_doc_number] => 20220352481
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-03
[patent_title] => LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/763293
[patent_app_country] => US
[patent_app_date] => 2019-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11299
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17763293
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/763293 | LIGHT-EMITTING DEVICE | Oct 7, 2019 | Pending |
Array
(
[id] => 15442617
[patent_doc_number] => 20200035492
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-30
[patent_title] => METHOD FOR PATTERNING A SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/592773
[patent_app_country] => US
[patent_app_date] => 2019-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5777
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16592773
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/592773 | Method for patterning a semiconductor structure | Oct 3, 2019 | Issued |
Array
(
[id] => 16579036
[patent_doc_number] => 20210013437
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-14
[patent_title] => QUANTUM DOT LIGHT-EMITTING DIODE
[patent_app_type] => utility
[patent_app_number] => 16/955705
[patent_app_country] => US
[patent_app_date] => 2019-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13657
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16955705
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/955705 | QUANTUM DOT LIGHT-EMITTING DIODE | Sep 23, 2019 | Abandoned |