
Srirama T. Channavajjala
Examiner (ID: 8544)
| Most Active Art Unit | 2157 |
| Art Unit(s) | 2157, 2154, 2164, 2771, 2177, 2158, 2777, 2166, 2161, 2776 |
| Total Applications | 1249 |
| Issued Applications | 847 |
| Pending Applications | 104 |
| Abandoned Applications | 304 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15923607
[patent_doc_number] => 10659056
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-05-19
[patent_title] => Gray code counting signal distribution system
[patent_app_type] => utility
[patent_app_number] => 16/440279
[patent_app_country] => US
[patent_app_date] => 2019-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 43
[patent_no_of_words] => 24524
[patent_no_of_claims] => 63
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16440279
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/440279 | Gray code counting signal distribution system | Jun 12, 2019 | Issued |
Array
(
[id] => 16241205
[patent_doc_number] => 20200258439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-13
[patent_title] => SHIFT REGISTER UNIT AND DRIVING METHOD THEREOF, GATE DRIVER, DISPLAY PANEL AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/649720
[patent_app_country] => US
[patent_app_date] => 2019-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10591
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 318
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16649720
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/649720 | Shift register unit and driving method thereof, gate driver, display panel and display device | May 22, 2019 | Issued |
Array
(
[id] => 16308484
[patent_doc_number] => 10777289
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-15
[patent_title] => Shift register unit and driving method thereof, gate driving circuit, display panel and display device
[patent_app_type] => utility
[patent_app_number] => 16/417875
[patent_app_country] => US
[patent_app_date] => 2019-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 12616
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16417875
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/417875 | Shift register unit and driving method thereof, gate driving circuit, display panel and display device | May 20, 2019 | Issued |
Array
(
[id] => 14780831
[patent_doc_number] => 20190265313
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-29
[patent_title] => LATERAL TRANSMISSION OF SIGNALS ACROSS A GALVANIC ISOLATION BARRIER
[patent_app_type] => utility
[patent_app_number] => 16/413340
[patent_app_country] => US
[patent_app_date] => 2019-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7226
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16413340
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/413340 | Lateral transmission of signals across a galvanic isolation barrier | May 14, 2019 | Issued |
Array
(
[id] => 14921697
[patent_doc_number] => 10432183
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-01
[patent_title] => Clock generation circuit having deskew function and semiconductor integrated circuit device including same
[patent_app_type] => utility
[patent_app_number] => 16/388602
[patent_app_country] => US
[patent_app_date] => 2019-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 7178
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16388602
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/388602 | Clock generation circuit having deskew function and semiconductor integrated circuit device including same | Apr 17, 2019 | Issued |
Array
(
[id] => 15295919
[patent_doc_number] => 20190391095
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-26
[patent_title] => Method and apparatus for rapid measurement of thermal conductivity of a thin film material
[patent_app_type] => utility
[patent_app_number] => 16/365333
[patent_app_country] => US
[patent_app_date] => 2019-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3719
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16365333
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/365333 | Method and apparatus for rapid measurement of thermal conductivity of a thin film material | Mar 25, 2019 | Issued |
Array
(
[id] => 15806649
[patent_doc_number] => 20200126467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-23
[patent_title] => SHIFT REGISTER, DRIVING METHOD THEREFOR, GATE DRIVING CIRCUIT AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/621734
[patent_app_country] => US
[patent_app_date] => 2019-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10180
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 266
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16621734
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/621734 | Shift register, driving method therefor, gate driving circuit and display device | Mar 24, 2019 | Issued |
Array
(
[id] => 15938589
[patent_doc_number] => 20200160928
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-21
[patent_title] => SHIFT REGISTER, GATE DRIVE CIRCUIT AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/495206
[patent_app_country] => US
[patent_app_date] => 2019-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11414
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16495206
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/495206 | Shift register, gate drive circuit and display device | Mar 21, 2019 | Issued |
Array
(
[id] => 15532113
[patent_doc_number] => 20200058362
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-20
[patent_title] => SHIFT REGISTER UNIT, DRIVING METHOD THEREOF AND GATE DRIVING CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/609574
[patent_app_country] => US
[patent_app_date] => 2019-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9745
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16609574
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/609574 | Shift register unit, driving method thereof and gate driving circuit | Mar 11, 2019 | Issued |
Array
(
[id] => 16229290
[patent_doc_number] => 10736819
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-08-11
[patent_title] => Pill detection and counting machine
[patent_app_type] => utility
[patent_app_number] => 16/295259
[patent_app_country] => US
[patent_app_date] => 2019-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8394
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16295259
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/295259 | Pill detection and counting machine | Mar 6, 2019 | Issued |
Array
(
[id] => 16494414
[patent_doc_number] => 10860456
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Counting circuit of performance monitor unit
[patent_app_type] => utility
[patent_app_number] => 16/276792
[patent_app_country] => US
[patent_app_date] => 2019-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3258
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16276792
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/276792 | Counting circuit of performance monitor unit | Feb 14, 2019 | Issued |
Array
(
[id] => 15700313
[patent_doc_number] => 10606331
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-31
[patent_title] => Microcontroller unit and protection method for EFT events
[patent_app_type] => utility
[patent_app_number] => 16/270863
[patent_app_country] => US
[patent_app_date] => 2019-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 4740
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16270863
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/270863 | Microcontroller unit and protection method for EFT events | Feb 7, 2019 | Issued |
Array
(
[id] => 14352241
[patent_doc_number] => 20190158093
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => HIGH VOLTAGE LEVEL SHIFTER WITH SHORT PROPAGATION DELAY
[patent_app_type] => utility
[patent_app_number] => 16/260428
[patent_app_country] => US
[patent_app_date] => 2019-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4032
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16260428
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/260428 | High voltage level shifter with short propagation delay | Jan 28, 2019 | Issued |
Array
(
[id] => 14415257
[patent_doc_number] => 20190173472
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-06
[patent_title] => CLOCK GATING CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/259631
[patent_app_country] => US
[patent_app_date] => 2019-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8759
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16259631
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/259631 | Clock gating circuit | Jan 27, 2019 | Issued |
Array
(
[id] => 17188315
[patent_doc_number] => 20210335200
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-28
[patent_title] => OR LOGIC OPERATION CIRCUIT AND DRIVING METHOD, SHIFT REGISTER UNIT, GATE DRIVE CIRCUIT, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/611295
[patent_app_country] => US
[patent_app_date] => 2019-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10182
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16611295
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/611295 | OR logic operation circuit and driving method, shift register unit, gate drive circuit, and display device | Jan 15, 2019 | Issued |
Array
(
[id] => 16119291
[patent_doc_number] => 20200211668
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => SHIFT REGISTER AND METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/235411
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7865
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16235411
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/235411 | SHIFT REGISTER AND METHOD THEREOF | Dec 27, 2018 | Abandoned |
Array
(
[id] => 16022575
[patent_doc_number] => 20200186131
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-11
[patent_title] => LOW-POWER SCAN FLIP-FLOP
[patent_app_type] => utility
[patent_app_number] => 16/216369
[patent_app_country] => US
[patent_app_date] => 2018-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12775
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16216369
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/216369 | Low-power scan flip-flop | Dec 10, 2018 | Issued |
Array
(
[id] => 16022595
[patent_doc_number] => 20200186141
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-11
[patent_title] => POWER TRANSISTOR DEVICE AND METHOD OF CONTROLLING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/215787
[patent_app_country] => US
[patent_app_date] => 2018-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4832
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16215787
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/215787 | Power transistor device and method of controlling the same | Dec 10, 2018 | Issued |
Array
(
[id] => 14797791
[patent_doc_number] => 10401898
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-03
[patent_title] => Signal processing circuit
[patent_app_type] => utility
[patent_app_number] => 16/215656
[patent_app_country] => US
[patent_app_date] => 2018-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3316
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16215656
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/215656 | Signal processing circuit | Dec 10, 2018 | Issued |
Array
(
[id] => 15287451
[patent_doc_number] => 10516401
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-24
[patent_title] => Wobble reduction in an integer mode digital phase locked loop
[patent_app_type] => utility
[patent_app_number] => 16/214179
[patent_app_country] => US
[patent_app_date] => 2018-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 3569
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16214179
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/214179 | Wobble reduction in an integer mode digital phase locked loop | Dec 9, 2018 | Issued |