
Srirama T. Channavajjala
Examiner (ID: 8544)
| Most Active Art Unit | 2157 |
| Art Unit(s) | 2157, 2154, 2164, 2771, 2177, 2158, 2777, 2166, 2161, 2776 |
| Total Applications | 1249 |
| Issued Applications | 847 |
| Pending Applications | 104 |
| Abandoned Applications | 304 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9091693
[patent_doc_number] => 20130271004
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-17
[patent_title] => 'LIGHTING SYSTEM, LIGHTING APPARATUS, AND LIGHTING CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/834882
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 22723
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13834882
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/834882 | Lighting system, lighting apparatus, and lighting control method | Mar 14, 2013 | Issued |
Array
(
[id] => 10035993
[patent_doc_number] => 09077324
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-07
[patent_title] => 'Clamp circuit and method for clamping voltage'
[patent_app_type] => utility
[patent_app_number] => 13/841820
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 6196
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13841820
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/841820 | Clamp circuit and method for clamping voltage | Mar 14, 2013 | Issued |
Array
(
[id] => 8948228
[patent_doc_number] => 20130194008
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-01
[patent_title] => 'CLOCK FREQUENCY DIVIDER CIRCUIT, CLOCK DISTRIBUTION CIRCUIT, CLOCK FREQUENCY DIVISION METHOD, AND CLOCK DISTRIBUTION METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/798711
[patent_app_country] => US
[patent_app_date] => 2013-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11147
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13798711
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/798711 | Clock frequency divider circuit, clock distribution circuit, clock frequency division method, and clock distribution method | Mar 12, 2013 | Issued |
Array
(
[id] => 9609156
[patent_doc_number] => 08786330
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-07-22
[patent_title] => 'System and method for a frequency doubler'
[patent_app_type] => utility
[patent_app_number] => 13/797187
[patent_app_country] => US
[patent_app_date] => 2013-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 4644
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13797187
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/797187 | System and method for a frequency doubler | Mar 11, 2013 | Issued |
Array
(
[id] => 10053419
[patent_doc_number] => 09093301
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-28
[patent_title] => 'Driver for normally on III-nitride transistors to get normally-off functionality'
[patent_app_type] => utility
[patent_app_number] => 13/789949
[patent_app_country] => US
[patent_app_date] => 2013-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 3970
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13789949
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/789949 | Driver for normally on III-nitride transistors to get normally-off functionality | Mar 7, 2013 | Issued |
Array
(
[id] => 8889154
[patent_doc_number] => 20130162338
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-27
[patent_title] => 'TUNABLE TRANSCONDUCTANCE-CAPACITANCE FILTER WITH COEFFICIENTS INDEPENDENT OF VARIATIONS IN PROCESS CORNER, TEMPERATURE, AND INPUT SUPPLY VOLTAGE'
[patent_app_type] => utility
[patent_app_number] => 13/771515
[patent_app_country] => US
[patent_app_date] => 2013-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2596
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13771515
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/771515 | TUNABLE TRANSCONDUCTANCE-CAPACITANCE FILTER WITH COEFFICIENTS INDEPENDENT OF VARIATIONS IN PROCESS CORNER, TEMPERATURE, AND INPUT SUPPLY VOLTAGE | Feb 19, 2013 | Abandoned |
Array
(
[id] => 9142242
[patent_doc_number] => 08582716
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-12
[patent_title] => 'Driver circuit, display device including the driver circuit, and electronic appliance including the display device'
[patent_app_type] => utility
[patent_app_number] => 13/738390
[patent_app_country] => US
[patent_app_date] => 2013-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 10884
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13738390
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/738390 | Driver circuit, display device including the driver circuit, and electronic appliance including the display device | Jan 9, 2013 | Issued |
Array
(
[id] => 9984525
[patent_doc_number] => 09030245
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-12
[patent_title] => 'Semiconductor device that can adjust propagation time of internal clock signal'
[patent_app_type] => utility
[patent_app_number] => 13/723975
[patent_app_country] => US
[patent_app_date] => 2012-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 9668
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13723975
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/723975 | Semiconductor device that can adjust propagation time of internal clock signal | Dec 20, 2012 | Issued |
Array
(
[id] => 9203004
[patent_doc_number] => 20140002181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-02
[patent_title] => 'LOW-POWER, HIGH-VOLTAGE INTEGRATED CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 13/721926
[patent_app_country] => US
[patent_app_date] => 2012-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2177
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13721926
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/721926 | Low-power, high-voltage integrated circuits | Dec 19, 2012 | Issued |
Array
(
[id] => 9051896
[patent_doc_number] => 20130249610
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-26
[patent_title] => 'SEMICONDUCTOR DEVICE AND CONTROL METHOD FOR SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/717829
[patent_app_country] => US
[patent_app_date] => 2012-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 11543
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13717829
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/717829 | Semiconductor device and control method for semiconductor device | Dec 17, 2012 | Issued |
Array
(
[id] => 11260002
[patent_doc_number] => 09484917
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-01
[patent_title] => 'Digital clamp for state retention'
[patent_app_type] => utility
[patent_app_number] => 13/718372
[patent_app_country] => US
[patent_app_date] => 2012-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 9229
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13718372
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/718372 | Digital clamp for state retention | Dec 17, 2012 | Issued |
Array
(
[id] => 8789496
[patent_doc_number] => 20130106465
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-02
[patent_title] => 'SELF-POWERED COMPARATOR'
[patent_app_type] => utility
[patent_app_number] => 13/711298
[patent_app_country] => US
[patent_app_date] => 2012-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 1929
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13711298
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/711298 | Self-powered comparator | Dec 10, 2012 | Issued |
Array
(
[id] => 9132558
[patent_doc_number] => 20130293271
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-07
[patent_title] => 'SEMICONDUCTOR APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/709130
[patent_app_country] => US
[patent_app_date] => 2012-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6192
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13709130
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/709130 | Semiconductor apparatus for controlling a frequency change of an internal clock | Dec 9, 2012 | Issued |
Array
(
[id] => 9274188
[patent_doc_number] => 08638124
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-01-28
[patent_title] => 'Clock phase shift detector'
[patent_app_type] => utility
[patent_app_number] => 13/707748
[patent_app_country] => US
[patent_app_date] => 2012-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5510
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13707748
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/707748 | Clock phase shift detector | Dec 6, 2012 | Issued |
Array
(
[id] => 9583178
[patent_doc_number] => 08773181
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-08
[patent_title] => 'Locked loop circuits and methods'
[patent_app_type] => utility
[patent_app_number] => 13/691650
[patent_app_country] => US
[patent_app_date] => 2012-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3091
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13691650
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/691650 | Locked loop circuits and methods | Nov 29, 2012 | Issued |
Array
(
[id] => 9488871
[patent_doc_number] => 20140139276
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-22
[patent_title] => 'MATRIX PHASE DETECTOR'
[patent_app_type] => utility
[patent_app_number] => 13/688175
[patent_app_country] => US
[patent_app_date] => 2012-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 48
[patent_figures_cnt] => 48
[patent_no_of_words] => 23043
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13688175
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/688175 | Matrix phase detector | Nov 27, 2012 | Issued |
Array
(
[id] => 10846507
[patent_doc_number] => 08873699
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-28
[patent_title] => 'Fractional frequency divider with phase permutation'
[patent_app_type] => utility
[patent_app_number] => 13/683787
[patent_app_country] => US
[patent_app_date] => 2012-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 3431
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13683787
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/683787 | Fractional frequency divider with phase permutation | Nov 20, 2012 | Issued |
Array
(
[id] => 9560068
[patent_doc_number] => 20140177780
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-26
[patent_title] => 'SHIFT REGISTER AND THE DRIVING METHOD THEREOF, GATE DRIVING APPARATUS AND DISPLAY APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/805710
[patent_app_country] => US
[patent_app_date] => 2012-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6000
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13805710
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/805710 | Shift register and the driving method thereof, gate driving apparatus and display apparatus | Nov 19, 2012 | Issued |
Array
(
[id] => 9584342
[patent_doc_number] => 08774347
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-08
[patent_title] => 'Driver circuit, display device, and electronic device'
[patent_app_type] => utility
[patent_app_number] => 13/675077
[patent_app_country] => US
[patent_app_date] => 2012-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 54
[patent_no_of_words] => 36587
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 319
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13675077
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/675077 | Driver circuit, display device, and electronic device | Nov 12, 2012 | Issued |
Array
(
[id] => 9460966
[patent_doc_number] => 20140125392
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-08
[patent_title] => 'LOW POWER LATCHING CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 13/668474
[patent_app_country] => US
[patent_app_date] => 2012-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7381
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13668474
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/668474 | LOW POWER LATCHING CIRCUITS | Nov 4, 2012 | Abandoned |