
Srirama T. Channavajjala
Examiner (ID: 8544)
| Most Active Art Unit | 2157 |
| Art Unit(s) | 2157, 2154, 2164, 2771, 2177, 2158, 2777, 2166, 2161, 2776 |
| Total Applications | 1249 |
| Issued Applications | 847 |
| Pending Applications | 104 |
| Abandoned Applications | 304 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8029681
[patent_doc_number] => 08143927
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-03-27
[patent_title] => 'Pulse control device'
[patent_app_type] => utility
[patent_app_number] => 13/091544
[patent_app_country] => US
[patent_app_date] => 2011-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 19
[patent_no_of_words] => 4095
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/143/08143927.pdf
[firstpage_image] =>[orig_patent_app_number] => 13091544
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/091544 | Pulse control device | Apr 20, 2011 | Issued |
Array
(
[id] => 8463002
[patent_doc_number] => 20120268169
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-25
[patent_title] => 'DIFFERENTIAL CURRENT SIGNAL CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/089859
[patent_app_country] => US
[patent_app_date] => 2011-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 13200
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13089859
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/089859 | Differential current signal circuit | Apr 18, 2011 | Issued |
Array
(
[id] => 8427319
[patent_doc_number] => 20120249194
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-04
[patent_title] => 'ROBUST GLITCH-FREE CLOCK SWITCH WITH AN UNATE CLOCK NETWORK'
[patent_app_type] => utility
[patent_app_number] => 13/074689
[patent_app_country] => US
[patent_app_date] => 2011-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5267
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13074689
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/074689 | Robust glitch-free clock switch with an unate clock network | Mar 28, 2011 | Issued |
Array
(
[id] => 9704882
[patent_doc_number] => 08829954
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-09
[patent_title] => 'Frequency divider circuit'
[patent_app_type] => utility
[patent_app_number] => 13/070252
[patent_app_country] => US
[patent_app_date] => 2011-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 11502
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13070252
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/070252 | Frequency divider circuit | Mar 22, 2011 | Issued |
Array
(
[id] => 8933401
[patent_doc_number] => 08493106
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-23
[patent_title] => 'Semiconductor device and method for controlling flip-flop'
[patent_app_type] => utility
[patent_app_number] => 13/064351
[patent_app_country] => US
[patent_app_date] => 2011-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 20
[patent_no_of_words] => 15710
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13064351
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/064351 | Semiconductor device and method for controlling flip-flop | Mar 20, 2011 | Issued |
Array
(
[id] => 8592723
[patent_doc_number] => 08350599
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-08
[patent_title] => 'Voltage comparators'
[patent_app_type] => utility
[patent_app_number] => 13/051808
[patent_app_country] => US
[patent_app_date] => 2011-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 11350
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13051808
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/051808 | Voltage comparators | Mar 17, 2011 | Issued |
Array
(
[id] => 6099749
[patent_doc_number] => 20110163798
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-07
[patent_title] => 'VOLTAGE GENERATION CIRCUIT AND SEMICONDUCTOR MEMORY USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/050186
[patent_app_country] => US
[patent_app_date] => 2011-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 15285
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0163/20110163798.pdf
[firstpage_image] =>[orig_patent_app_number] => 13050186
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/050186 | Voltage generation circuit and semiconductor memory using the same | Mar 16, 2011 | Issued |
Array
(
[id] => 7559389
[patent_doc_number] => 20110273221
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-10
[patent_title] => 'Driving circuits, power devices and electronic devices including the same'
[patent_app_type] => utility
[patent_app_number] => 13/064264
[patent_app_country] => US
[patent_app_date] => 2011-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 11791
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0273/20110273221.pdf
[firstpage_image] =>[orig_patent_app_number] => 13064264
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/064264 | Driving circuits, power devices and electronic devices including the same | Mar 14, 2011 | Issued |
Array
(
[id] => 9184718
[patent_doc_number] => 08624659
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-07
[patent_title] => 'Analog divider'
[patent_app_type] => utility
[patent_app_number] => 13/047211
[patent_app_country] => US
[patent_app_date] => 2011-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5658
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13047211
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/047211 | Analog divider | Mar 13, 2011 | Issued |
Array
(
[id] => 8249723
[patent_doc_number] => 20120154042
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-21
[patent_title] => 'ANALOG MULTIPLIER'
[patent_app_type] => utility
[patent_app_number] => 13/047361
[patent_app_country] => US
[patent_app_date] => 2011-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5461
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0154/20120154042.pdf
[firstpage_image] =>[orig_patent_app_number] => 13047361
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/047361 | Analog divider | Mar 13, 2011 | Issued |
Array
(
[id] => 8470647
[patent_doc_number] => 08299829
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-30
[patent_title] => 'Clock generation circuit, semiconductor device including the same, and method of generating clock signal'
[patent_app_type] => utility
[patent_app_number] => 13/064234
[patent_app_country] => US
[patent_app_date] => 2011-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4870
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13064234
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/064234 | Clock generation circuit, semiconductor device including the same, and method of generating clock signal | Mar 10, 2011 | Issued |
Array
(
[id] => 8995868
[patent_doc_number] => 08519758
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-27
[patent_title] => 'Digital DLL including skewed gate type duty correction circuit and duty correction method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/046073
[patent_app_country] => US
[patent_app_date] => 2011-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8860
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13046073
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/046073 | Digital DLL including skewed gate type duty correction circuit and duty correction method thereof | Mar 10, 2011 | Issued |
Array
(
[id] => 8357113
[patent_doc_number] => 20120212271
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-23
[patent_title] => 'DUAL-TRIGGER LOW-ENERGY FLIP-FLOP CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/033426
[patent_app_country] => US
[patent_app_date] => 2011-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5255
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13033426
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/033426 | Dual-trigger low-energy flip-flop circuit | Feb 22, 2011 | Issued |
Array
(
[id] => 8835279
[patent_doc_number] => 08451038
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-28
[patent_title] => 'Digital control unit having a transient detector for controlling a switched mode power supply'
[patent_app_type] => utility
[patent_app_number] => 13/388578
[patent_app_country] => US
[patent_app_date] => 2011-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 10012
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 356
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13388578
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/388578 | Digital control unit having a transient detector for controlling a switched mode power supply | Feb 1, 2011 | Issued |
Array
(
[id] => 8321817
[patent_doc_number] => 20120194223
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-02
[patent_title] => 'TIME-INTERLEAVED SAMPLE-AND-HOLD'
[patent_app_type] => utility
[patent_app_number] => 13/015981
[patent_app_country] => US
[patent_app_date] => 2011-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 5947
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13015981
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/015981 | Time-interleaved sample-and-hold | Jan 27, 2011 | Issued |
Array
(
[id] => 8299498
[patent_doc_number] => 20120182055
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-07-19
[patent_title] => 'FLOP TYPE SELECTION FOR VERY LARGE SCALE INTEGRATED CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 13/005835
[patent_app_country] => US
[patent_app_date] => 2011-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 11015
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13005835
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/005835 | Flop type selection for very large scale integrated circuits | Jan 12, 2011 | Issued |
Array
(
[id] => 8275520
[patent_doc_number] => 20120169392
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-07-05
[patent_title] => 'MIN-TIME HARDENDED PULSE FLOP'
[patent_app_type] => utility
[patent_app_number] => 12/984174
[patent_app_country] => US
[patent_app_date] => 2011-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5588
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12984174
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/984174 | Min-time hardended pulse flop | Jan 3, 2011 | Issued |
Array
(
[id] => 8507130
[patent_doc_number] => 20120306538
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-06
[patent_title] => 'Phase Detection Circuits and Methods'
[patent_app_type] => utility
[patent_app_number] => 13/519302
[patent_app_country] => US
[patent_app_date] => 2010-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4502
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13519302
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/519302 | Phase detection circuits and methods | Dec 29, 2010 | Issued |
Array
(
[id] => 8572508
[patent_doc_number] => 08339158
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-12-25
[patent_title] => 'High speed dynamic comparative latch'
[patent_app_type] => utility
[patent_app_number] => 12/981514
[patent_app_country] => US
[patent_app_date] => 2010-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3483
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12981514
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/981514 | High speed dynamic comparative latch | Dec 29, 2010 | Issued |
Array
(
[id] => 9195853
[patent_doc_number] => 20130335168
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-19
[patent_title] => 'RF Device and Method for Tuning an RF Device'
[patent_app_type] => utility
[patent_app_number] => 13/996853
[patent_app_country] => US
[patent_app_date] => 2010-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6788
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13996853
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/996853 | RF device and method for tuning an RF device | Dec 22, 2010 | Issued |