| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 17809507
[patent_doc_number] => 20220261342
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-18
[patent_title] => GARBAGE COLLECTION OPERATION MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 17/179342
[patent_app_country] => US
[patent_app_date] => 2021-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9071
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17179342
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/179342 | Garbage collection operation management with early garbage collection starting point | Feb 17, 2021 | Issued |
Array
(
[id] => 17581242
[patent_doc_number] => 20220138097
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-05
[patent_title] => TRANSACTIONAL ALLOCATION AND DEALLOCATION OF BLOCKS IN A BLOCK STORE
[patent_app_type] => utility
[patent_app_number] => 17/161323
[patent_app_country] => US
[patent_app_date] => 2021-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13958
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17161323
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/161323 | Transactional allocation and deallocation of blocks in a block store | Jan 27, 2021 | Issued |
Array
(
[id] => 18015211
[patent_doc_number] => 11507509
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-22
[patent_title] => Memory system, memory controller and method for operating memory system for determining whether to perform direct write based on reference write size
[patent_app_type] => utility
[patent_app_number] => 17/154980
[patent_app_country] => US
[patent_app_date] => 2021-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9133
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17154980
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/154980 | Memory system, memory controller and method for operating memory system for determining whether to perform direct write based on reference write size | Jan 20, 2021 | Issued |
Array
(
[id] => 17970120
[patent_doc_number] => 11487654
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-01
[patent_title] => Method for controlling write buffer based on states of sectors of write buffer and associated all flash array server
[patent_app_type] => utility
[patent_app_number] => 17/151645
[patent_app_country] => US
[patent_app_date] => 2021-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6938
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17151645
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/151645 | Method for controlling write buffer based on states of sectors of write buffer and associated all flash array server | Jan 17, 2021 | Issued |
Array
(
[id] => 16826240
[patent_doc_number] => 20210141533
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-13
[patent_title] => MEMORY ELEMENT PROFILING AND OPERATIONAL ADJUSTMENTS
[patent_app_type] => utility
[patent_app_number] => 17/151070
[patent_app_country] => US
[patent_app_date] => 2021-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6960
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17151070
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/151070 | Memory element profiling and operational adjustments | Jan 14, 2021 | Issued |
Array
(
[id] => 17977457
[patent_doc_number] => 11494317
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-11-08
[patent_title] => Memory validation
[patent_app_type] => utility
[patent_app_number] => 17/137264
[patent_app_country] => US
[patent_app_date] => 2020-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 7239
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17137264
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/137264 | Memory validation | Dec 28, 2020 | Issued |
Array
(
[id] => 17636691
[patent_doc_number] => 11347415
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-31
[patent_title] => Selection component that is configured based on an architecture associated with memory devices
[patent_app_type] => utility
[patent_app_number] => 17/135476
[patent_app_country] => US
[patent_app_date] => 2020-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6942
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17135476
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/135476 | Selection component that is configured based on an architecture associated with memory devices | Dec 27, 2020 | Issued |
Array
(
[id] => 17729411
[patent_doc_number] => 11385798
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-07-12
[patent_title] => Method and system for application aware, management of write operations on non-volatile storage
[patent_app_type] => utility
[patent_app_number] => 17/134577
[patent_app_country] => US
[patent_app_date] => 2020-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 11614
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 289
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17134577
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/134577 | Method and system for application aware, management of write operations on non-volatile storage | Dec 27, 2020 | Issued |
Array
(
[id] => 17955213
[patent_doc_number] => 11481318
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-25
[patent_title] => Method and apparatus, and storage system for translating I/O requests before sending
[patent_app_type] => utility
[patent_app_number] => 17/135560
[patent_app_country] => US
[patent_app_date] => 2020-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 10838
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17135560
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/135560 | Method and apparatus, and storage system for translating I/O requests before sending | Dec 27, 2020 | Issued |
Array
(
[id] => 17401655
[patent_doc_number] => 20220043745
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-10
[patent_title] => DYNAMIC CONFIGURING OF RELIABILITY AND DENSITY OF NON-VOLATILE MEMORIES
[patent_app_type] => utility
[patent_app_number] => 17/125833
[patent_app_country] => US
[patent_app_date] => 2020-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6044
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17125833
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/125833 | Dynamic configuring of reliability and density of non-volatile memories | Dec 16, 2020 | Issued |
Array
(
[id] => 17817101
[patent_doc_number] => 11422712
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-23
[patent_title] => Storage device and storage system including a memory to store a check code for an integrity check
[patent_app_type] => utility
[patent_app_number] => 17/121024
[patent_app_country] => US
[patent_app_date] => 2020-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 25
[patent_no_of_words] => 16223
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17121024
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/121024 | Storage device and storage system including a memory to store a check code for an integrity check | Dec 13, 2020 | Issued |
Array
(
[id] => 18356796
[patent_doc_number] => 11645198
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-09
[patent_title] => Buffer pool maintenance improvement
[patent_app_type] => utility
[patent_app_number] => 17/115299
[patent_app_country] => US
[patent_app_date] => 2020-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 10479
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17115299
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/115299 | Buffer pool maintenance improvement | Dec 7, 2020 | Issued |
Array
(
[id] => 19493080
[patent_doc_number] => 12111791
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-08
[patent_title] => Using machine learning to select compression algorithms for compressing binary datasets
[patent_app_type] => utility
[patent_app_number] => 17/113237
[patent_app_country] => US
[patent_app_date] => 2020-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3448
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17113237
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/113237 | Using machine learning to select compression algorithms for compressing binary datasets | Dec 6, 2020 | Issued |
Array
(
[id] => 18303420
[patent_doc_number] => 11625323
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-11
[patent_title] => Generating and using session tables for session-based memory management
[patent_app_type] => utility
[patent_app_number] => 17/113999
[patent_app_country] => US
[patent_app_date] => 2020-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 14878
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17113999
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/113999 | Generating and using session tables for session-based memory management | Dec 6, 2020 | Issued |
Array
(
[id] => 17597869
[patent_doc_number] => 20220147443
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-12
[patent_title] => DATA MERGE METHOD, MEMORY STORAGE DEVICE, AND MEMORY CONTROL CIRCUIT UNIT
[patent_app_type] => utility
[patent_app_number] => 17/113122
[patent_app_country] => US
[patent_app_date] => 2020-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9517
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17113122
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/113122 | Data merge method performing data merge operations with identifying valid data of source nodes for next data merge operation, memory storage device, and memory control circuit unit | Dec 6, 2020 | Issued |
Array
(
[id] => 18174179
[patent_doc_number] => 11573891
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-07
[patent_title] => Memory controller for scheduling commands based on response for receiving write command, storage device including the memory controller, and operating method of the memory controller and the storage device
[patent_app_type] => utility
[patent_app_number] => 17/104973
[patent_app_country] => US
[patent_app_date] => 2020-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 28
[patent_no_of_words] => 21887
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17104973
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/104973 | Memory controller for scheduling commands based on response for receiving write command, storage device including the memory controller, and operating method of the memory controller and the storage device | Nov 24, 2020 | Issued |
Array
(
[id] => 17613903
[patent_doc_number] => 20220156183
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-19
[patent_title] => METHOD AND SYSTEM OF RESOURCE-SAVING METADATA UPDATE AND VERIFICATION IN GARBAGE COLLECTION
[patent_app_type] => utility
[patent_app_number] => 16/951448
[patent_app_country] => US
[patent_app_date] => 2020-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9595
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16951448
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/951448 | Method and system of resource-saving metadata update and verification in garbage collection | Nov 17, 2020 | Issued |
Array
(
[id] => 18864312
[patent_doc_number] => 20230418748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-28
[patent_title] => Controlling Memory Frequency Based on Transaction Queue Occupancy
[patent_app_type] => utility
[patent_app_number] => 18/253174
[patent_app_country] => US
[patent_app_date] => 2020-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7026
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18253174
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/253174 | Controlling memory frequency based on transaction queue occupancy | Nov 17, 2020 | Issued |
Array
(
[id] => 17454917
[patent_doc_number] => 11269778
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-03-08
[patent_title] => Mapping supporting non-sequential writes at sequentially-written memory devices
[patent_app_type] => utility
[patent_app_number] => 16/949850
[patent_app_country] => US
[patent_app_date] => 2020-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9584
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16949850
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/949850 | Mapping supporting non-sequential writes at sequentially-written memory devices | Nov 16, 2020 | Issued |
Array
(
[id] => 17550221
[patent_doc_number] => 20220121563
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-21
[patent_title] => ADAPTIVE ENDURANCE TUNING OF SOLID-STATE STORAGE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/075951
[patent_app_country] => US
[patent_app_date] => 2020-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11242
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17075951
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/075951 | Adaptive endurance tuning of solid-state storage system | Oct 20, 2020 | Issued |