
Stacy Brown Chen
Examiner (ID: 4308, Phone: (571)272-0896 , Office: P/1648 )
| Most Active Art Unit | 1648 |
| Art Unit(s) | 1671, 1648, 1672 |
| Total Applications | 1666 |
| Issued Applications | 929 |
| Pending Applications | 186 |
| Abandoned Applications | 576 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14162071
[patent_doc_number] => 20190108138
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-11
[patent_title] => APPARATUS AND METHOD FOR SHARED LEAST RECENTLY USED (LRU) POLICY BETWEEN MULTIPLE CACHE LEVELS
[patent_app_type] => utility
[patent_app_number] => 16/105434
[patent_app_country] => US
[patent_app_date] => 2018-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9603
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16105434
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/105434 | Apparatus and method for shared least recently used (LRU) policy between multiple cache levels | Aug 19, 2018 | Issued |
Array
(
[id] => 15349407
[patent_doc_number] => 20200012595
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-09
[patent_title] => BUFFERING STORAGE DEVICE DATA IN A HOST MEMORY BUFFER
[patent_app_type] => utility
[patent_app_number] => 16/030810
[patent_app_country] => US
[patent_app_date] => 2018-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14504
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16030810
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/030810 | Buffering storage device data in a host memory buffer | Jul 8, 2018 | Issued |
Array
(
[id] => 15349081
[patent_doc_number] => 20200012432
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-09
[patent_title] => SYSTEM AND METHOD FOR EFFICIENT RESTORE
[patent_app_type] => utility
[patent_app_number] => 16/028693
[patent_app_country] => US
[patent_app_date] => 2018-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9646
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16028693
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/028693 | System and method for efficient restore | Jul 5, 2018 | Issued |
Array
(
[id] => 13797093
[patent_doc_number] => 20190012085
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-10
[patent_title] => KEY VALUE BASED BLOCK DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/029453
[patent_app_country] => US
[patent_app_date] => 2018-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8422
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16029453
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/029453 | Key value based block device | Jul 5, 2018 | Issued |
Array
(
[id] => 15670635
[patent_doc_number] => 10599548
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-24
[patent_title] => Cache monitoring
[patent_app_type] => utility
[patent_app_number] => 16/022543
[patent_app_country] => US
[patent_app_date] => 2018-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 19127
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16022543
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/022543 | Cache monitoring | Jun 27, 2018 | Issued |
Array
(
[id] => 16751509
[patent_doc_number] => 20210103518
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-08
[patent_title] => DEALLOCATING COMMAND PROCESSING METHOD AND STORAGE DEVICE THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/044457
[patent_app_country] => US
[patent_app_date] => 2018-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22474
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17044457
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/044457 | Deallocating command processing method and storage device having multiple CPUs thereof | Jun 27, 2018 | Issued |
Array
(
[id] => 15577803
[patent_doc_number] => 10579280
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-03
[patent_title] => On-die termination control for memory systems
[patent_app_type] => utility
[patent_app_number] => 16/022650
[patent_app_country] => US
[patent_app_date] => 2018-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4730
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16022650
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/022650 | On-die termination control for memory systems | Jun 27, 2018 | Issued |
Array
(
[id] => 15198081
[patent_doc_number] => 10496535
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-03
[patent_title] => Power-safe data management system
[patent_app_type] => utility
[patent_app_number] => 16/011569
[patent_app_country] => US
[patent_app_date] => 2018-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4791
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16011569
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/011569 | Power-safe data management system | Jun 17, 2018 | Issued |
Array
(
[id] => 14886785
[patent_doc_number] => 10423435
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-09-24
[patent_title] => Page swapping in virtual machine environment
[patent_app_type] => utility
[patent_app_number] => 16/006061
[patent_app_country] => US
[patent_app_date] => 2018-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6133
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16006061
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/006061 | Page swapping in virtual machine environment | Jun 11, 2018 | Issued |
Array
(
[id] => 14886633
[patent_doc_number] => 10423356
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-24
[patent_title] => Monitoring storage systems
[patent_app_type] => utility
[patent_app_number] => 16/002570
[patent_app_country] => US
[patent_app_date] => 2018-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 23
[patent_no_of_words] => 10737
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16002570
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/002570 | Monitoring storage systems | Jun 6, 2018 | Issued |
Array
(
[id] => 15609467
[patent_doc_number] => 10585795
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-10
[patent_title] => Data relocation in memory having two portions of data
[patent_app_type] => utility
[patent_app_number] => 15/994477
[patent_app_country] => US
[patent_app_date] => 2018-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 9336
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15994477
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/994477 | Data relocation in memory having two portions of data | May 30, 2018 | Issued |
Array
(
[id] => 16745215
[patent_doc_number] => 10970205
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-06
[patent_title] => Logical-to-physical data structures for tracking logical block addresses indicative of a collision
[patent_app_type] => utility
[patent_app_number] => 15/994669
[patent_app_country] => US
[patent_app_date] => 2018-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 9126
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15994669
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/994669 | Logical-to-physical data structures for tracking logical block addresses indicative of a collision | May 30, 2018 | Issued |
Array
(
[id] => 13569169
[patent_doc_number] => 20180336132
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-22
[patent_title] => INFORMATION PROCESSING DEVICE, PROCESSOR, AND TRANSMISSION INFORMATION STORAGE METHOD
[patent_app_type] => utility
[patent_app_number] => 15/983237
[patent_app_country] => US
[patent_app_date] => 2018-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13535
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15983237
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/983237 | INFORMATION PROCESSING DEVICE, PROCESSOR, AND TRANSMISSION INFORMATION STORAGE METHOD | May 17, 2018 | Abandoned |
Array
(
[id] => 15027797
[patent_doc_number] => 20190324903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-24
[patent_title] => STORAGE CACHE MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 15/982805
[patent_app_country] => US
[patent_app_date] => 2018-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17945
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15982805
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/982805 | Priority addresses for storage cache management | May 16, 2018 | Issued |
Array
(
[id] => 15151647
[patent_doc_number] => 20190354301
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-21
[patent_title] => SELECTION COMPONENT THAT IS CONFIGURED BASED ON AN ARCHITECTURE ASSOCIATED WITH MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 15/982978
[patent_app_country] => US
[patent_app_date] => 2018-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6917
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15982978
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/982978 | Selection component that is configured based on an architecture associated with memory devices | May 16, 2018 | Issued |
Array
(
[id] => 15609111
[patent_doc_number] => 10585615
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-03-10
[patent_title] => Virtual flash system
[patent_app_type] => utility
[patent_app_number] => 15/976056
[patent_app_country] => US
[patent_app_date] => 2018-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5781
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15976056
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/976056 | Virtual flash system | May 9, 2018 | Issued |
Array
(
[id] => 14719539
[patent_doc_number] => 20190250833
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => Management Method of Metadata and Memory Device Using the Same
[patent_app_type] => utility
[patent_app_number] => 15/976839
[patent_app_country] => US
[patent_app_date] => 2018-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3252
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15976839
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/976839 | Management method of metadata for preventing data loss and memory device using the same | May 9, 2018 | Issued |
Array
(
[id] => 15854461
[patent_doc_number] => 10642513
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-05
[patent_title] => Partially de-centralized latch management architectures for storage devices
[patent_app_type] => utility
[patent_app_number] => 15/899142
[patent_app_country] => US
[patent_app_date] => 2018-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 29
[patent_no_of_words] => 15230
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15899142
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/899142 | Partially de-centralized latch management architectures for storage devices | Feb 18, 2018 | Issued |
Array
(
[id] => 15789143
[patent_doc_number] => 10628296
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-04-21
[patent_title] => Data composite for efficient memory transfer in a behavorial recognition system
[patent_app_type] => utility
[patent_app_number] => 15/881182
[patent_app_country] => US
[patent_app_date] => 2018-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 8537
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15881182
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/881182 | Data composite for efficient memory transfer in a behavorial recognition system | Jan 25, 2018 | Issued |
Array
(
[id] => 15472403
[patent_doc_number] => 10552075
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-04
[patent_title] => Disk-image deduplication with hash subset in memory
[patent_app_type] => utility
[patent_app_number] => 15/877566
[patent_app_country] => US
[patent_app_date] => 2018-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4916
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15877566
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/877566 | Disk-image deduplication with hash subset in memory | Jan 22, 2018 | Issued |