
Stacy Whitmore
Examiner (ID: 3082)
| Most Active Art Unit | 2851 |
| Art Unit(s) | 2783, 2183, 2812, 2825, 2851 |
| Total Applications | 1957 |
| Issued Applications | 1772 |
| Pending Applications | 36 |
| Abandoned Applications | 154 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18338207
[patent_doc_number] => 20230130156
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-27
[patent_title] => SYSTEM AND METHOD TO DESIGN PHOTONIC CIRCUITS FOR PREPARING GAUSSIAN AND NON-GAUSSIAN STATES
[patent_app_type] => utility
[patent_app_number] => 17/512530
[patent_app_country] => US
[patent_app_date] => 2021-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8732
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17512530
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/512530 | System and method to design photonic circuits for preparing Gaussian and non-Gaussian states | Oct 26, 2021 | Issued |
Array
(
[id] => 19427264
[patent_doc_number] => 12086687
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-10
[patent_title] => Dynamic synthesis of gate-level implementations of functional blocks in quantum circuits
[patent_app_type] => utility
[patent_app_number] => 17/499082
[patent_app_country] => US
[patent_app_date] => 2021-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 18
[patent_no_of_words] => 28747
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17499082
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/499082 | Dynamic synthesis of gate-level implementations of functional blocks in quantum circuits | Oct 11, 2021 | Issued |
Array
(
[id] => 18856080
[patent_doc_number] => 11853664
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-26
[patent_title] => Compensation design of power converters
[patent_app_type] => utility
[patent_app_number] => 17/486986
[patent_app_country] => US
[patent_app_date] => 2021-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 18
[patent_no_of_words] => 10460
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17486986
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/486986 | Compensation design of power converters | Sep 27, 2021 | Issued |
Array
(
[id] => 19276455
[patent_doc_number] => 12026585
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-07-02
[patent_title] => Tensor network decoder with accounting for correlated noise
[patent_app_type] => utility
[patent_app_number] => 17/486503
[patent_app_country] => US
[patent_app_date] => 2021-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 22
[patent_no_of_words] => 13563
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17486503
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/486503 | Tensor network decoder with accounting for correlated noise | Sep 26, 2021 | Issued |
Array
(
[id] => 18285976
[patent_doc_number] => 20230101448
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-30
[patent_title] => METROLOGY DATA CORRECTION
[patent_app_type] => utility
[patent_app_number] => 17/481582
[patent_app_country] => US
[patent_app_date] => 2021-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8089
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17481582
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/481582 | Metrology data correction | Sep 21, 2021 | Issued |
Array
(
[id] => 17535861
[patent_doc_number] => 20220114470
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-14
[patent_title] => APPARATUS AND METHOD FOR OPTIMIZATION
[patent_app_type] => utility
[patent_app_number] => 17/480723
[patent_app_country] => US
[patent_app_date] => 2021-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22626
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17480723
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/480723 | Apparatus and method for optimization | Sep 20, 2021 | Issued |
Array
(
[id] => 19152703
[patent_doc_number] => 11977614
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-07
[patent_title] => Circuit design watermarking
[patent_app_type] => utility
[patent_app_number] => 17/479623
[patent_app_country] => US
[patent_app_date] => 2021-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 5984
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17479623
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/479623 | Circuit design watermarking | Sep 19, 2021 | Issued |
Array
(
[id] => 19796996
[patent_doc_number] => 12237980
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-25
[patent_title] => Topology synthesis of a network-on-chip (NoC)
[patent_app_type] => utility
[patent_app_number] => 17/471857
[patent_app_country] => US
[patent_app_date] => 2021-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 6503
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17471857
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/471857 | Topology synthesis of a network-on-chip (NoC) | Sep 9, 2021 | Issued |
Array
(
[id] => 19551794
[patent_doc_number] => 12135498
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-05
[patent_title] => Device and method for enabling deriving of corrected digital pattern descriptions
[patent_app_type] => utility
[patent_app_number] => 17/470390
[patent_app_country] => US
[patent_app_date] => 2021-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 7064
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 290
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17470390
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/470390 | Device and method for enabling deriving of corrected digital pattern descriptions | Sep 8, 2021 | Issued |
Array
(
[id] => 18470383
[patent_doc_number] => 20230204668
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-29
[patent_title] => METHOD FOR ESTIMATING STATE OF CHARGE (SOC) OF LITHIUM-ION BATTERY SYSTEM BASED ON ARTIFICIAL INTELLIGENCE (AI)
[patent_app_type] => utility
[patent_app_number] => 17/916048
[patent_app_country] => US
[patent_app_date] => 2021-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1867
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17916048
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/916048 | Method for estimating state of charge (SOC) of lithium-ion battery system based on artificial intelligence (AI) | Aug 31, 2021 | Issued |
Array
(
[id] => 19611230
[patent_doc_number] => 12160114
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-03
[patent_title] => Terminal and wireless charging control method
[patent_app_type] => utility
[patent_app_number] => 17/459684
[patent_app_country] => US
[patent_app_date] => 2021-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5269
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17459684
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/459684 | Terminal and wireless charging control method | Aug 26, 2021 | Issued |
Array
(
[id] => 17295891
[patent_doc_number] => 20210391730
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-16
[patent_title] => Charging Method and Related Device
[patent_app_type] => utility
[patent_app_number] => 17/458904
[patent_app_country] => US
[patent_app_date] => 2021-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20593
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17458904
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/458904 | Charging method and related device | Aug 26, 2021 | Issued |
Array
(
[id] => 19356125
[patent_doc_number] => 12056573
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-06
[patent_title] => Amplitude, frequency, and phase modulated entangling gates for ion trap quantum computers
[patent_app_type] => utility
[patent_app_number] => 17/458109
[patent_app_country] => US
[patent_app_date] => 2021-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 12528
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17458109
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/458109 | Amplitude, frequency, and phase modulated entangling gates for ion trap quantum computers | Aug 25, 2021 | Issued |
Array
(
[id] => 17445421
[patent_doc_number] => 20220065926
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => OBSERVATION POINT INJECTION FOR INTEGRATED CIRCUIT TESTING
[patent_app_type] => utility
[patent_app_number] => 17/410654
[patent_app_country] => US
[patent_app_date] => 2021-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7279
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17410654
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/410654 | Observation point injection for integrated circuit testing | Aug 23, 2021 | Issued |
Array
(
[id] => 18795910
[patent_doc_number] => 11829699
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-11-28
[patent_title] => Method to segregate logic and memory into separate dies for thermal management in a multi-dimensional packaging
[patent_app_type] => utility
[patent_app_number] => 17/407094
[patent_app_country] => US
[patent_app_date] => 2021-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 49
[patent_figures_cnt] => 61
[patent_no_of_words] => 31539
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17407094
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/407094 | Method to segregate logic and memory into separate dies for thermal management in a multi-dimensional packaging | Aug 18, 2021 | Issued |
Array
(
[id] => 18184755
[patent_doc_number] => 20230045485
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-09
[patent_title] => CRADLES FOR A MOBILE DEVICE INCLUDING A CAVITY FOR A WIRELESS DEVICE AND METHODS OF MAKING AND USING
[patent_app_type] => utility
[patent_app_number] => 17/397258
[patent_app_country] => US
[patent_app_date] => 2021-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2625
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17397258
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/397258 | Cradles for a mobile device including a cavity for a wireless device and methods of making and using | Aug 8, 2021 | Issued |
Array
(
[id] => 17401270
[patent_doc_number] => 20220043360
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-10
[patent_title] => METHOD FOR ACCURATELY OBTAINING PHOTOLITHOGRAPHY PARAMETER
[patent_app_type] => utility
[patent_app_number] => 17/391215
[patent_app_country] => US
[patent_app_date] => 2021-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4136
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17391215
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/391215 | Method for accurately obtaining photolithography parameter | Aug 1, 2021 | Issued |
Array
(
[id] => 18169175
[patent_doc_number] => 20230035786
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-02
[patent_title] => ANALYZING EXECUTION OF QUANTUM SERVICES USING QUANTUM COMPUTING DEVICES AND QUANTUM SIMULATORS
[patent_app_type] => utility
[patent_app_number] => 17/387176
[patent_app_country] => US
[patent_app_date] => 2021-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7522
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17387176
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/387176 | Analyzing execution of quantum services using quantum computing devices and quantum simulators | Jul 27, 2021 | Issued |
Array
(
[id] => 17231011
[patent_doc_number] => 20210357568
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-18
[patent_title] => DESIGN AUTOMATION FOR MONOLITHIC 3D DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/385082
[patent_app_country] => US
[patent_app_date] => 2021-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6240
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17385082
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/385082 | Automation for monolithic 3D devices | Jul 25, 2021 | Issued |
Array
(
[id] => 17216724
[patent_doc_number] => 20210350062
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-11
[patent_title] => POWER RAIL WITH NON-LINEAR EDGE
[patent_app_type] => utility
[patent_app_number] => 17/383153
[patent_app_country] => US
[patent_app_date] => 2021-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12737
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17383153
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/383153 | Power rail with non-linear edge | Jul 21, 2021 | Issued |