
Stanetta D. Isaac
Examiner (ID: 5767, Phone: (571)272-1671 , Office: P/2898 )
| Most Active Art Unit | 2898 |
| Art Unit(s) | 2812, 2898 |
| Total Applications | 1458 |
| Issued Applications | 1176 |
| Pending Applications | 128 |
| Abandoned Applications | 181 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17986105
[patent_doc_number] => 20220352142
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-03
[patent_title] => BCD DEVICE LAYOUT AREA DEFINED BY A DEEP TRENCH ISOLATION STRUCTURE AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/480434
[patent_app_country] => US
[patent_app_date] => 2021-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14393
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17480434
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/480434 | BCD device layout area defined by a deep trench isolation structure and methods for forming the same | Sep 20, 2021 | Issued |
Array
(
[id] => 17917650
[patent_doc_number] => 20220320046
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => SEMICONDUCTOR PACKAGE INCLUDING SEMICONDUCTOR DIES HAVING DIFFERENT LATTICE DIRECTIONS AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/477629
[patent_app_country] => US
[patent_app_date] => 2021-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12819
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17477629
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/477629 | Semiconductor package including semiconductor dies having different lattice directions and method of forming the same | Sep 16, 2021 | Issued |
Array
(
[id] => 17949388
[patent_doc_number] => 20220336407
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => DIE BONDING STRUCTURES AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/473964
[patent_app_country] => US
[patent_app_date] => 2021-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6430
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17473964
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/473964 | DIE BONDING STRUCTURES AND METHOD FOR FORMING THE SAME | Sep 12, 2021 | Abandoned |
Array
(
[id] => 18782219
[patent_doc_number] => 11823985
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-21
[patent_title] => Leadframe, semiconductor device, and method for manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/470078
[patent_app_country] => US
[patent_app_date] => 2021-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4749
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17470078
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/470078 | Leadframe, semiconductor device, and method for manufacturing semiconductor device | Sep 8, 2021 | Issued |
Array
(
[id] => 17303317
[patent_doc_number] => 20210399156
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-23
[patent_title] => HIGH SENSITIVITY SEMICONDUCTOR DEVICE FOR DETECTING FLUID CHEMICAL SPECIES AND RELATED MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/464299
[patent_app_country] => US
[patent_app_date] => 2021-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6409
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17464299
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/464299 | High sensitivity semiconductor device for detecting fluid chemical species and related manufacturing method | Aug 31, 2021 | Issued |
Array
(
[id] => 17463711
[patent_doc_number] => 20220077017
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-10
[patent_title] => SEMICONDUCTOR MODULE AND SEMICONDUCTOR MODULE MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/463131
[patent_app_country] => US
[patent_app_date] => 2021-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6581
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17463131
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/463131 | Semiconductor module and semiconductor module manufacturing method | Aug 30, 2021 | Issued |
Array
(
[id] => 17855138
[patent_doc_number] => 20220285181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => SEMICONDUCTOR MANUFACTURING APPARATUS, AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/460971
[patent_app_country] => US
[patent_app_date] => 2021-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7463
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17460971
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/460971 | Semiconductor manufacturing apparatus, and method of manufacturing semiconductor device | Aug 29, 2021 | Issued |
Array
(
[id] => 18224394
[patent_doc_number] => 20230063388
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => SEMICONDUCTOR ARRANGEMENT AND METHOD OF MAKING
[patent_app_type] => utility
[patent_app_number] => 17/458751
[patent_app_country] => US
[patent_app_date] => 2021-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8259
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17458751
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/458751 | SEMICONDUCTOR ARRANGEMENT AND METHOD OF MAKING | Aug 26, 2021 | Pending |
Array
(
[id] => 18464421
[patent_doc_number] => 11688717
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-27
[patent_title] => Mechanical wafer alignment detection for bonding process
[patent_app_type] => utility
[patent_app_number] => 17/412596
[patent_app_country] => US
[patent_app_date] => 2021-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 19
[patent_no_of_words] => 10447
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17412596
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/412596 | Mechanical wafer alignment detection for bonding process | Aug 25, 2021 | Issued |
Array
(
[id] => 17448283
[patent_doc_number] => 20220068788
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => METHOD OF PRODUCING SEMICONDUCTOR DEVICES AND CORRESPONDING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/412007
[patent_app_country] => US
[patent_app_date] => 2021-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3089
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17412007
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/412007 | Method of producing semiconductor devices and corresponding semiconductor device | Aug 24, 2021 | Issued |
Array
(
[id] => 17599336
[patent_doc_number] => 20220148910
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-12
[patent_title] => SEMICONDUCTOR STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/407576
[patent_app_country] => US
[patent_app_date] => 2021-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6103
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17407576
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/407576 | Semiconductor storage device | Aug 19, 2021 | Issued |
Array
(
[id] => 17258721
[patent_doc_number] => 20210371706
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-02
[patent_title] => METHOD OF PRODUCING ANISOTROPIC CONDUCTIVE FILM AND ANISOTROPIC CONDUCTIVE FILM
[patent_app_type] => utility
[patent_app_number] => 17/403072
[patent_app_country] => US
[patent_app_date] => 2021-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12565
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17403072
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/403072 | Method of producing anisotropic conductive film and anisotropic conductive film | Aug 15, 2021 | Issued |
Array
(
[id] => 18365066
[patent_doc_number] => 20230146657
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-11
[patent_title] => QUANTUM COMPUTING DEVICES WITH AN INCREASED CHANNEL MOBILITY
[patent_app_type] => utility
[patent_app_number] => 17/398613
[patent_app_country] => US
[patent_app_date] => 2021-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4560
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17398613
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/398613 | Quantum computing devices with an increased channel mobility | Aug 9, 2021 | Issued |
Array
(
[id] => 17551550
[patent_doc_number] => 20220122892
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-21
[patent_title] => METHOD OF 3D LOGIC FABRICATION TO SEQUENTIALLY DECREASE PROCESSING TEMPERATURE AND MAINTAIN MATERIAL THERMAL THRESHOLDS
[patent_app_type] => utility
[patent_app_number] => 17/392997
[patent_app_country] => US
[patent_app_date] => 2021-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10423
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17392997
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/392997 | Method of 3D logic fabrication to sequentially decrease processing temperature and maintain material thermal thresholds | Aug 2, 2021 | Issued |
Array
(
[id] => 17247177
[patent_doc_number] => 20210366922
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-25
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/391987
[patent_app_country] => US
[patent_app_date] => 2021-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12710
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17391987
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/391987 | Semiconductor device and manufacturing method thereof | Aug 1, 2021 | Issued |
Array
(
[id] => 20807576
[patent_doc_number] => 12672498
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-30
[patent_title] => Method of manufacturing semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 17/390694
[patent_app_country] => US
[patent_app_date] => 2021-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 3235
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17390694
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/390694 | Method of manufacturing semiconductor structure | Jul 29, 2021 | Issued |
Array
(
[id] => 17373824
[patent_doc_number] => 20220028876
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => METHODS FOR FABRICATING A 3-DIMENSIONAL MEMORY STRUCTURE OF NOR MEMORY STRINGS
[patent_app_type] => utility
[patent_app_number] => 17/382064
[patent_app_country] => US
[patent_app_date] => 2021-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4366
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -29
[patent_words_short_claim] => 268
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17382064
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/382064 | Methods for fabricating a 3-dimensional memory structure of nor memory strings | Jul 20, 2021 | Issued |
Array
(
[id] => 17359874
[patent_doc_number] => 20220020670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-20
[patent_title] => SEMICONDUCTOR DEVICE AND A METHOD OF MANUFACTURE
[patent_app_type] => utility
[patent_app_number] => 17/380769
[patent_app_country] => US
[patent_app_date] => 2021-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2466
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17380769
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/380769 | SEMICONDUCTOR DEVICE AND A METHOD OF MANUFACTURE | Jul 19, 2021 | Pending |
Array
(
[id] => 17203837
[patent_doc_number] => 20210343932
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/305837
[patent_app_country] => US
[patent_app_date] => 2021-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8009
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17305837
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/305837 | Semiconductor structure and method of manufacturing the same | Jul 14, 2021 | Issued |
Array
(
[id] => 18967623
[patent_doc_number] => 11901406
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-13
[patent_title] => Semiconductor high-voltage termination with deep trench and floating field rings
[patent_app_type] => utility
[patent_app_number] => 17/374721
[patent_app_country] => US
[patent_app_date] => 2021-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 26
[patent_no_of_words] => 5245
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17374721
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/374721 | Semiconductor high-voltage termination with deep trench and floating field rings | Jul 12, 2021 | Issued |