
Stephanie P. Duclair
Examiner (ID: 1023, Phone: (571)270-5502 , Office: P/1713 )
| Most Active Art Unit | 1713 |
| Art Unit(s) | 1792, 1713 |
| Total Applications | 848 |
| Issued Applications | 551 |
| Pending Applications | 91 |
| Abandoned Applications | 240 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19939381
[patent_doc_number] => 12311497
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2025-05-27
[patent_title] => Method for chemical mechanical polishing of a SiC wafer based on a magnetorheological elastic metal contact corrosion polishing pad
[patent_app_type] => utility
[patent_app_number] => 18/986067
[patent_app_country] => US
[patent_app_date] => 2024-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 0
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 415
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18986067
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/986067 | Method for chemical mechanical polishing of a SiC wafer based on a magnetorheological elastic metal contact corrosion polishing pad | Dec 17, 2024 | Issued |
Array
(
[id] => 19420912
[patent_doc_number] => 20240297036
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-05
[patent_title] => CLEANING SOLUTION AND METHOD OF CLEANING WAFER
[patent_app_type] => utility
[patent_app_number] => 18/634408
[patent_app_country] => US
[patent_app_date] => 2024-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18696
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18634408
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/634408 | CLEANING SOLUTION AND METHOD OF CLEANING WAFER | Apr 11, 2024 | Issued |
Array
(
[id] => 19420912
[patent_doc_number] => 20240297036
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-05
[patent_title] => CLEANING SOLUTION AND METHOD OF CLEANING WAFER
[patent_app_type] => utility
[patent_app_number] => 18/634408
[patent_app_country] => US
[patent_app_date] => 2024-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18696
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18634408
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/634408 | CLEANING SOLUTION AND METHOD OF CLEANING WAFER | Apr 11, 2024 | Issued |
Array
(
[id] => 19943590
[patent_doc_number] => 12315726
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-27
[patent_title] => Semiconductor device and method
[patent_app_type] => utility
[patent_app_number] => 18/595554
[patent_app_country] => US
[patent_app_date] => 2024-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 31
[patent_no_of_words] => 4068
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18595554
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/595554 | Semiconductor device and method | Mar 4, 2024 | Issued |
Array
(
[id] => 19237296
[patent_doc_number] => 20240194491
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-13
[patent_title] => METHOD FOR PREPARING SEMICONDUCTOR DEVICE STRUCTURE WITH ISOLATION PATTERNS HAVING DIFFERENT HEIGHTS
[patent_app_type] => utility
[patent_app_number] => 18/584164
[patent_app_country] => US
[patent_app_date] => 2024-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7095
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18584164
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/584164 | Method for preparing semiconductor device structure with isolation patterns having different heights | Feb 21, 2024 | Issued |
Array
(
[id] => 19221438
[patent_doc_number] => 20240186142
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => Photolithography Methods and Resulting Structures
[patent_app_type] => utility
[patent_app_number] => 18/439340
[patent_app_country] => US
[patent_app_date] => 2024-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6696
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18439340
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/439340 | Photolithography Methods and Resulting Structures | Feb 11, 2024 | Pending |
Array
(
[id] => 19335483
[patent_doc_number] => 20240249913
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => ATOMIC LAYER ETCHING BY ELECTRON WAVEFRONT
[patent_app_type] => utility
[patent_app_number] => 18/435576
[patent_app_country] => US
[patent_app_date] => 2024-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17410
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18435576
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/435576 | Atomic layer etching by electron wavefront | Feb 6, 2024 | Issued |
Array
(
[id] => 19221446
[patent_doc_number] => 20240186150
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => ATOMIC LAYER ETCHING FOR SUBTRACTIVE METAL ETCH
[patent_app_type] => utility
[patent_app_number] => 18/435244
[patent_app_country] => US
[patent_app_date] => 2024-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10559
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18435244
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/435244 | Atomic layer etching for subtractive metal etch | Feb 6, 2024 | Issued |
Array
(
[id] => 19943597
[patent_doc_number] => 12315733
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-27
[patent_title] => Enhanced etch selectivity using halides
[patent_app_type] => utility
[patent_app_number] => 18/429554
[patent_app_country] => US
[patent_app_date] => 2024-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 1245
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18429554
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/429554 | Enhanced etch selectivity using halides | Jan 31, 2024 | Issued |
Array
(
[id] => 20072145
[patent_doc_number] => 20250210367
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-26
[patent_title] => ATOMIC LAYER ETCHING OF SILICON OXIDE AT CRYOGENIC TEMPERATURE
[patent_app_type] => utility
[patent_app_number] => 18/392785
[patent_app_country] => US
[patent_app_date] => 2023-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18392785
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/392785 | ATOMIC LAYER ETCHING OF SILICON OXIDE AT CRYOGENIC TEMPERATURE | Dec 20, 2023 | Pending |
Array
(
[id] => 19161061
[patent_doc_number] => 20240153768
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => METHOD FOR MANUFACTURING SEMICONDUCTOR SUBSTRATE AND COMPOSITION
[patent_app_type] => utility
[patent_app_number] => 18/391906
[patent_app_country] => US
[patent_app_date] => 2023-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11387
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18391906
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/391906 | METHOD FOR MANUFACTURING SEMICONDUCTOR SUBSTRATE AND COMPOSITION | Dec 20, 2023 | Pending |
Array
(
[id] => 19161061
[patent_doc_number] => 20240153768
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => METHOD FOR MANUFACTURING SEMICONDUCTOR SUBSTRATE AND COMPOSITION
[patent_app_type] => utility
[patent_app_number] => 18/391906
[patent_app_country] => US
[patent_app_date] => 2023-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11387
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18391906
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/391906 | METHOD FOR MANUFACTURING SEMICONDUCTOR SUBSTRATE AND COMPOSITION | Dec 20, 2023 | Pending |
Array
(
[id] => 20063347
[patent_doc_number] => 20250201569
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-19
[patent_title] => ETCHING SUBSTRATES USING VAPOR ADSORPTION
[patent_app_type] => utility
[patent_app_number] => 18/539892
[patent_app_country] => US
[patent_app_date] => 2023-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4971
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18539892
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/539892 | ETCHING SUBSTRATES USING VAPOR ADSORPTION | Dec 13, 2023 | Pending |
Array
(
[id] => 20063347
[patent_doc_number] => 20250201569
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-19
[patent_title] => ETCHING SUBSTRATES USING VAPOR ADSORPTION
[patent_app_type] => utility
[patent_app_number] => 18/539892
[patent_app_country] => US
[patent_app_date] => 2023-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4971
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18539892
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/539892 | ETCHING SUBSTRATES USING VAPOR ADSORPTION | Dec 13, 2023 | Pending |
Array
(
[id] => 19252710
[patent_doc_number] => 20240203707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => PLASMA PROCESSING APPARATUS AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/535290
[patent_app_country] => US
[patent_app_date] => 2023-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8453
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18535290
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/535290 | PLASMA PROCESSING APPARATUS AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE | Dec 10, 2023 | Pending |
Array
(
[id] => 19252710
[patent_doc_number] => 20240203707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => PLASMA PROCESSING APPARATUS AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/535290
[patent_app_country] => US
[patent_app_date] => 2023-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8453
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18535290
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/535290 | PLASMA PROCESSING APPARATUS AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE | Dec 10, 2023 | Pending |
Array
(
[id] => 20044823
[patent_doc_number] => 20250183045
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-05
[patent_title] => METHOD FOR FABRICATION OF SEMICONDUCTOR STRUCTURES AND APPARATUS FOR FABRICATION OF THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/527433
[patent_app_country] => US
[patent_app_date] => 2023-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18527433
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/527433 | METHOD FOR FABRICATION OF SEMICONDUCTOR STRUCTURES AND APPARATUS FOR FABRICATION OF THE SAME | Dec 3, 2023 | Pending |
Array
(
[id] => 19993937
[patent_doc_number] => 20250132159
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-24
[patent_title] => HARDMASK INTEGRATION FOR HIGH ASPECT RATIO APPLICATIONS
[patent_app_type] => utility
[patent_app_number] => 18/382447
[patent_app_country] => US
[patent_app_date] => 2023-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2276
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18382447
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/382447 | HARDMASK INTEGRATION FOR HIGH ASPECT RATIO APPLICATIONS | Oct 19, 2023 | Pending |
Array
(
[id] => 18958894
[patent_doc_number] => 20240047221
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-08
[patent_title] => METHOD OF MANUFACTURING VIAS WITH PULSING PLASMA
[patent_app_type] => utility
[patent_app_number] => 18/488057
[patent_app_country] => US
[patent_app_date] => 2023-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3973
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18488057
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/488057 | Method of manufacturing vias with pulsing plasma | Oct 16, 2023 | Issued |
Array
(
[id] => 18958896
[patent_doc_number] => 20240047223
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-08
[patent_title] => SUBSTRATE PROCESSING METHOD AND SUBSTRATE PROCESSING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/485978
[patent_app_country] => US
[patent_app_date] => 2023-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7946
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18485978
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/485978 | SUBSTRATE PROCESSING METHOD AND SUBSTRATE PROCESSING APPARATUS | Oct 11, 2023 | Pending |