
Stephen A. Vu
Examiner (ID: 293, Phone: (571)272-1961 , Office: P/3652 )
| Most Active Art Unit | 3652 |
| Art Unit(s) | 3624, 3507, 3651, 3652, 3636, 3654 |
| Total Applications | 2042 |
| Issued Applications | 1650 |
| Pending Applications | 107 |
| Abandoned Applications | 308 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16448219
[patent_doc_number] => 10840150
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-17
[patent_title] => Semiconductor device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/843694
[patent_app_country] => US
[patent_app_date] => 2017-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 37
[patent_no_of_words] => 7483
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15843694
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/843694 | Semiconductor device and method for manufacturing the same | Dec 14, 2017 | Issued |
Array
(
[id] => 12872314
[patent_doc_number] => 20180182613
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-28
[patent_title] => METHOD OF FORMING A STRUCTURE ON A SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 15/843899
[patent_app_country] => US
[patent_app_date] => 2017-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14041
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -30
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15843899
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/843899 | Method of forming a structure on a substrate | Dec 14, 2017 | Issued |
Array
(
[id] => 15626023
[patent_doc_number] => 20200083416
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => METHOD FOR PREPARING AN OPTOELECTRONIC DEVICE FROM A CROSSLINKABLE POLYMER COMPOSITION
[patent_app_type] => utility
[patent_app_number] => 16/466197
[patent_app_country] => US
[patent_app_date] => 2017-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15797
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16466197
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/466197 | METHOD FOR PREPARING AN OPTOELECTRONIC DEVICE FROM A CROSSLINKABLE POLYMER COMPOSITION | Nov 29, 2017 | Abandoned |
Array
(
[id] => 12595689
[patent_doc_number] => 20180090393
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-29
[patent_title] => METHOD AND ARRANGEMENT FOR ANALYZING A SEMICONDUCTOR ELEMENT AND METHOD FOR MANUFACTURING A SEMICONDUCTOR COMPONENT
[patent_app_type] => utility
[patent_app_number] => 15/826480
[patent_app_country] => US
[patent_app_date] => 2017-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8699
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15826480
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/826480 | Method and arrangement for analyzing a semiconductor element and method for manufacturing a semiconductor component | Nov 28, 2017 | Issued |
Array
(
[id] => 15760573
[patent_doc_number] => 10622417
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-14
[patent_title] => Manufacturing method of a flexible OLED display panel
[patent_app_type] => utility
[patent_app_number] => 15/578698
[patent_app_country] => US
[patent_app_date] => 2017-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2715
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15578698
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/578698 | Manufacturing method of a flexible OLED display panel | Nov 27, 2017 | Issued |
Array
(
[id] => 14205603
[patent_doc_number] => 10269929
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-23
[patent_title] => Internal spacer formation for nanowire semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 15/822497
[patent_app_country] => US
[patent_app_date] => 2017-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 4850
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15822497
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/822497 | Internal spacer formation for nanowire semiconductor devices | Nov 26, 2017 | Issued |
Array
(
[id] => 13283141
[patent_doc_number] => 10153161
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-12-11
[patent_title] => Method for manufacturing a semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 15/822229
[patent_app_country] => US
[patent_app_date] => 2017-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 3903
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15822229
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/822229 | Method for manufacturing a semiconductor structure | Nov 26, 2017 | Issued |
Array
(
[id] => 12824086
[patent_doc_number] => 20180166534
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-14
[patent_title] => Method of Forming Internal Spacer for Nanowires
[patent_app_type] => utility
[patent_app_number] => 15/822275
[patent_app_country] => US
[patent_app_date] => 2017-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4780
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15822275
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/822275 | Method of forming internal spacer for nanowires | Nov 26, 2017 | Issued |
Array
(
[id] => 14350159
[patent_doc_number] => 20190157052
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => USING BIAS RF PULSING TO EFFECTIVELY CLEAN ELECTROSTATIC CHUCK (ESC)
[patent_app_type] => utility
[patent_app_number] => 15/821661
[patent_app_country] => US
[patent_app_date] => 2017-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4300
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15821661
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/821661 | Using bias RF pulsing to effectively clean electrostatic chuck (ESC) | Nov 21, 2017 | Issued |
Array
(
[id] => 12759355
[patent_doc_number] => 20180144953
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-24
[patent_title] => SUBSTRATE PROCESSING APPARATUS, EXHAUST SYSTEM AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/820793
[patent_app_country] => US
[patent_app_date] => 2017-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9568
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15820793
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/820793 | Substrate processing apparatus, exhaust system and method of manufacturing semiconductor device | Nov 21, 2017 | Issued |
Array
(
[id] => 12259899
[patent_doc_number] => 20180079096
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME'
[patent_app_type] => utility
[patent_app_number] => 15/818793
[patent_app_country] => US
[patent_app_date] => 2017-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 13571
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15818793
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/818793 | Semiconductor memory device and method for manufacturing same | Nov 20, 2017 | Issued |
Array
(
[id] => 15857107
[patent_doc_number] => 10643849
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-05
[patent_title] => Manufacturing method of nitride semiconductor ultraviolet light emitting element, and nitride semiconductor ultraviolet light emitting element
[patent_app_type] => utility
[patent_app_number] => 16/330320
[patent_app_country] => US
[patent_app_date] => 2017-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8853
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16330320
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/330320 | Manufacturing method of nitride semiconductor ultraviolet light emitting element, and nitride semiconductor ultraviolet light emitting element | Nov 7, 2017 | Issued |
Array
(
[id] => 16942473
[patent_doc_number] => 11054707
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Method of manufacturing via hole, method of manufacturing array substrate, and array substrate
[patent_app_type] => utility
[patent_app_number] => 15/774576
[patent_app_country] => US
[patent_app_date] => 2017-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 6191
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15774576
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/774576 | Method of manufacturing via hole, method of manufacturing array substrate, and array substrate | Oct 8, 2017 | Issued |
Array
(
[id] => 12195565
[patent_doc_number] => 09899301
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-20
[patent_title] => 'Semiconductor device manufacturing method'
[patent_app_type] => utility
[patent_app_number] => 15/711641
[patent_app_country] => US
[patent_app_date] => 2017-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 37
[patent_no_of_words] => 13001
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 366
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15711641
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/711641 | Semiconductor device manufacturing method | Sep 20, 2017 | Issued |
Array
(
[id] => 15519427
[patent_doc_number] => 10566311
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-18
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/702156
[patent_app_country] => US
[patent_app_date] => 2017-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 31
[patent_no_of_words] => 9800
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15702156
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/702156 | Semiconductor device | Sep 11, 2017 | Issued |
Array
(
[id] => 14955715
[patent_doc_number] => 10439138
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-08
[patent_title] => Method for producing deposition mask
[patent_app_type] => utility
[patent_app_number] => 15/750616
[patent_app_country] => US
[patent_app_date] => 2017-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 10164
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15750616
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/750616 | Method for producing deposition mask | Aug 30, 2017 | Issued |
Array
(
[id] => 12250072
[patent_doc_number] => 09922855
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-20
[patent_title] => 'Method for reducing temperature transition in an electrostatic chuck'
[patent_app_type] => utility
[patent_app_number] => 15/692002
[patent_app_country] => US
[patent_app_date] => 2017-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 8118
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15692002
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/692002 | Method for reducing temperature transition in an electrostatic chuck | Aug 30, 2017 | Issued |
Array
(
[id] => 14573513
[patent_doc_number] => 20190214364
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-11
[patent_title] => A METHOD OF ALIGNING SEMICONDUCTOR CHIPS, METHOD OF ARRANGING SEMICONDUCTOR CHIPS, DEVICE THAT PRODUCES A SEMICONDUCTOR COMPONENT, AND SEMICONDUCTOR COMPONENT
[patent_app_type] => utility
[patent_app_number] => 16/329449
[patent_app_country] => US
[patent_app_date] => 2017-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8484
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16329449
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/329449 | Method of aligning semiconductor chips, method of arranging semiconductor chips, device that produces a semiconductor component, and semiconductor component | Aug 29, 2017 | Issued |
Array
(
[id] => 13528835
[patent_doc_number] => 20180315960
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-01
[patent_title] => METHOD FOR MAKING ORGANIC LIGHT EMITTING DIODE ARRAY
[patent_app_type] => utility
[patent_app_number] => 15/686259
[patent_app_country] => US
[patent_app_date] => 2017-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7516
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15686259
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/686259 | Method for making organic light emitting diode array | Aug 24, 2017 | Issued |
Array
(
[id] => 13995741
[patent_doc_number] => 20190067028
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => VAPOR-ETCH CYCLIC PROCESS
[patent_app_type] => utility
[patent_app_number] => 15/686526
[patent_app_country] => US
[patent_app_date] => 2017-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6463
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15686526
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/686526 | Vapor-etch cyclic process | Aug 24, 2017 | Issued |