
Stephen C. Elmore
Examiner (ID: 18626, Phone: (571)272-4436 , Office: P/2133 )
| Most Active Art Unit | 2185 |
| Art Unit(s) | 2186, 2133, 2413, 2131, 2188, 2313, 2785, 2185, 2138 |
| Total Applications | 1200 |
| Issued Applications | 1101 |
| Pending Applications | 30 |
| Abandoned Applications | 72 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11245196
[patent_doc_number] => 09471237
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-10-18
[patent_title] => 'Memory consumption tracking'
[patent_app_type] => utility
[patent_app_number] => 14/613934
[patent_app_country] => US
[patent_app_date] => 2015-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6710
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14613934
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/613934 | Memory consumption tracking | Feb 3, 2015 | Issued |
Array
(
[id] => 11795879
[patent_doc_number] => 09405708
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-08-02
[patent_title] => 'Preventing attacks that rely on same-page merging by virtualization environment guests'
[patent_app_type] => utility
[patent_app_number] => 14/614077
[patent_app_country] => US
[patent_app_date] => 2015-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 15620
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14614077
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/614077 | Preventing attacks that rely on same-page merging by virtualization environment guests | Feb 3, 2015 | Issued |
Array
(
[id] => 11264839
[patent_doc_number] => 09489136
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-08
[patent_title] => 'Interrupt driven memory signaling'
[patent_app_type] => utility
[patent_app_number] => 14/614145
[patent_app_country] => US
[patent_app_date] => 2015-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 8976
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14614145
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/614145 | Interrupt driven memory signaling | Feb 3, 2015 | Issued |
Array
(
[id] => 10470831
[patent_doc_number] => 20150355848
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-10
[patent_title] => 'STORAGE CLUSTER'
[patent_app_type] => utility
[patent_app_number] => 14/610766
[patent_app_country] => US
[patent_app_date] => 2015-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9672
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14610766
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/610766 | Storage cluster | Jan 29, 2015 | Issued |
Array
(
[id] => 11801443
[patent_doc_number] => 09542320
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-10
[patent_title] => 'Multi-node cache coherency with input output virtualization'
[patent_app_type] => utility
[patent_app_number] => 14/594326
[patent_app_country] => US
[patent_app_date] => 2015-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4805
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14594326
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/594326 | Multi-node cache coherency with input output virtualization | Jan 11, 2015 | Issued |
Array
(
[id] => 10793658
[patent_doc_number] => 20160139815
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-19
[patent_title] => 'JUST-IN-TIME REMOTE DATA STORAGE ALLOCATION'
[patent_app_type] => utility
[patent_app_number] => 14/594828
[patent_app_country] => US
[patent_app_date] => 2015-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6834
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14594828
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/594828 | Just-in time remote data storage allocation | Jan 11, 2015 | Issued |
Array
(
[id] => 10644158
[patent_doc_number] => 09361024
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-06-07
[patent_title] => 'Memory cell programming method, memory control circuit unit and memory storage apparatus'
[patent_app_type] => utility
[patent_app_number] => 14/594178
[patent_app_country] => US
[patent_app_date] => 2015-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 20
[patent_no_of_words] => 10858
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14594178
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/594178 | Memory cell programming method, memory control circuit unit and memory storage apparatus | Jan 11, 2015 | Issued |
Array
(
[id] => 11006102
[patent_doc_number] => 20160203052
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-14
[patent_title] => 'CHANGE TRACKING USING REDUNDENCY IN LOGICAL TIME'
[patent_app_type] => utility
[patent_app_number] => 14/595047
[patent_app_country] => US
[patent_app_date] => 2015-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5756
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14595047
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/595047 | Change tracking using redundancy in logical time | Jan 11, 2015 | Issued |
Array
(
[id] => 10603093
[patent_doc_number] => 09323657
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-04-26
[patent_title] => 'Memory system and method for improving read latency of a high-priority partition'
[patent_app_type] => utility
[patent_app_number] => 14/594934
[patent_app_country] => US
[patent_app_date] => 2015-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 6886
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14594934
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/594934 | Memory system and method for improving read latency of a high-priority partition | Jan 11, 2015 | Issued |
Array
(
[id] => 11006132
[patent_doc_number] => 20160203082
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-14
[patent_title] => 'CACHE-OPTIMIZED HASH TABLE DATA STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 14/594393
[patent_app_country] => US
[patent_app_date] => 2015-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8913
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14594393
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/594393 | Cache-optimized hash table data structure | Jan 11, 2015 | Issued |
Array
(
[id] => 10315006
[patent_doc_number] => 20150200009
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-16
[patent_title] => 'MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/594434
[patent_app_country] => US
[patent_app_date] => 2015-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5284
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14594434
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/594434 | Memory device | Jan 11, 2015 | Issued |
Array
(
[id] => 11598763
[patent_doc_number] => 09645932
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-05-09
[patent_title] => 'Persistent metadata cache'
[patent_app_type] => utility
[patent_app_number] => 14/576931
[patent_app_country] => US
[patent_app_date] => 2014-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8947
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14576931
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/576931 | Persistent metadata cache | Dec 18, 2014 | Issued |
Array
(
[id] => 10982452
[patent_doc_number] => 20160179396
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-23
[patent_title] => 'METHOD TO IMPROVE PAGE OUT MECHANISM WITH COMPRESSED MEMORY POOLS'
[patent_app_type] => utility
[patent_app_number] => 14/576255
[patent_app_country] => US
[patent_app_date] => 2014-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3697
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14576255
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/576255 | Method to improve page out mechanism with compressed memory pools | Dec 18, 2014 | Issued |
Array
(
[id] => 11327069
[patent_doc_number] => 20160357681
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-08
[patent_title] => 'MULTI-MODE SET ASSOCIATIVE CACHE MEMORY DYNAMICALLY CONFIGURABLE TO SELECTIVELY SELECT ONE OR A PLURALITY OF ITS SETS DEPENDING UPON THE MODE'
[patent_app_type] => utility
[patent_app_number] => 14/891333
[patent_app_country] => US
[patent_app_date] => 2014-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 13506
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14891333
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/891333 | Multi-mode set associative cache memory dynamically configurable to selectively select one or a plurality of its sets depending upon the mode | Dec 13, 2014 | Issued |
Array
(
[id] => 10309212
[patent_doc_number] => 20150194213
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-09
[patent_title] => 'HIERARCHICAL IMMUTABLE CONTENT-ADDRESSABLE MEMORY PROCESSOR'
[patent_app_type] => utility
[patent_app_number] => 14/569007
[patent_app_country] => US
[patent_app_date] => 2014-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 16088
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14569007
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/569007 | Hierarchical immutable content-addressable memory processor | Dec 11, 2014 | Issued |
Array
(
[id] => 9933783
[patent_doc_number] => 20150081975
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-19
[patent_title] => 'Split-Word Memory'
[patent_app_type] => utility
[patent_app_number] => 14/554535
[patent_app_country] => US
[patent_app_date] => 2014-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 15431
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14554535
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/554535 | Split-word memory | Nov 25, 2014 | Issued |
Array
(
[id] => 9915165
[patent_doc_number] => 20150070370
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-12
[patent_title] => 'MEMORY MANAGEMENT TECHNIQUES'
[patent_app_type] => utility
[patent_app_number] => 14/549501
[patent_app_country] => US
[patent_app_date] => 2014-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 18390
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14549501
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/549501 | Memory management techniques | Nov 19, 2014 | Issued |
Array
(
[id] => 11538543
[patent_doc_number] => 09612953
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-04-04
[patent_title] => 'Data placement based on data properties in a tiered storage device system'
[patent_app_type] => utility
[patent_app_number] => 14/523722
[patent_app_country] => US
[patent_app_date] => 2014-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 13381
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14523722
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/523722 | Data placement based on data properties in a tiered storage device system | Oct 23, 2014 | Issued |
Array
(
[id] => 10210703
[patent_doc_number] => 20150095695
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-02
[patent_title] => 'VOLATILE MEMORY REPRESENTATION OF NONVOLATILE STORAGE DEVICE SET'
[patent_app_type] => utility
[patent_app_number] => 14/504891
[patent_app_country] => US
[patent_app_date] => 2014-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7538
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14504891
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/504891 | Volatile memory representation of nonvolatile storage device set | Oct 1, 2014 | Issued |
Array
(
[id] => 11801337
[patent_doc_number] => 09542214
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-10
[patent_title] => 'Operating system virtualization for host channel adapters'
[patent_app_type] => utility
[patent_app_number] => 14/503362
[patent_app_country] => US
[patent_app_date] => 2014-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 4524
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14503362
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/503362 | Operating system virtualization for host channel adapters | Sep 29, 2014 | Issued |