Stephen D. Meier

Array ( [id] => 1568383 [patent_doc_number] => 06376879 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-04-23 [patent_title] => 'Semiconductor device having MISFETs' [patent_app_type] => B2 [patent_app_number] => 09/327517 [patent_app_country] => US [patent_app_date] => 1999-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 36 [patent_no_of_words] => 23990 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/376/06376879.pdf [firstpage_image] =>[orig_patent_app_number] => 09327517 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4094493 [patent_doc_number] => 06133589 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-17 [patent_title] => 'AlGaInN-based LED having thick epitaxial layer for improved light extraction' [patent_app_type] => 1 [patent_app_number] => 9/328870 [patent_app_country] => US [patent_app_date] => 1999-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4958 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/133/06133589.pdf [firstpage_image] =>[orig_patent_app_number] => 328870 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1340227 [patent_doc_number] => 06593591 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-07-15 [patent_title] => 'Thin film device provided with coating film, liquid crystal panel and electronic device, and method the thin film device' [patent_app_type] => B2 [patent_app_number] => 09/325567 [patent_app_country] => US [patent_app_date] => 1999-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 39 [patent_figures_cnt] => 73 [patent_no_of_words] => 20712 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 40 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/593/06593591.pdf [firstpage_image] =>[orig_patent_app_number] => 09325567 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4401406 [patent_doc_number] => 06297540 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-02 [patent_title] => 'Microlens for surface mount products' [patent_app_type] => 1 [patent_app_number] => 9/324880 [patent_app_country] => US [patent_app_date] => 1999-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1510 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/297/06297540.pdf [firstpage_image] =>[orig_patent_app_number] => 324880 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4413758 [patent_doc_number] => 06310379 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-30 [patent_title] => 'NMOS triggered NMOS ESD protection circuit using low voltage NMOS transistors' [patent_app_type] => 1 [patent_app_number] => 9/325527 [patent_app_country] => US [patent_app_date] => 1999-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 5369 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 285 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/310/06310379.pdf [firstpage_image] =>[orig_patent_app_number] => 325527 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4257313 [patent_doc_number] => 06207992 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-27 [patent_title] => 'Vertical floating gate transistor with epitaxial channel' [patent_app_type] => 1 [patent_app_number] => 9/320527 [patent_app_country] => US [patent_app_date] => 1999-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 19 [patent_no_of_words] => 5193 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/207/06207992.pdf [firstpage_image] =>[orig_patent_app_number] => 320527 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4189223 [patent_doc_number] => 06150684 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-21 [patent_title] => 'Thin-film capacitor and method of producing same' [patent_app_type] => 1 [patent_app_number] => 9/317857 [patent_app_country] => US [patent_app_date] => 1999-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 5814 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/150/06150684.pdf [firstpage_image] =>[orig_patent_app_number] => 317857 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4414181 [patent_doc_number] => 06229178 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-08 [patent_title] => 'Vertical double diffused MOSFET and method for manufacturing same' [patent_app_type] => 1 [patent_app_number] => 9/313137 [patent_app_country] => US [patent_app_date] => 1999-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 17 [patent_no_of_words] => 2640 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/229/06229178.pdf [firstpage_image] =>[orig_patent_app_number] => 313137 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4358971 [patent_doc_number] => 06291864 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-18 [patent_title] => 'Gate structure having polysilicon layer with recessed side portions' [patent_app_type] => 1 [patent_app_number] => 9/310177 [patent_app_country] => US [patent_app_date] => 1999-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2758 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/291/06291864.pdf [firstpage_image] =>[orig_patent_app_number] => 310177 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1597069 [patent_doc_number] => 06384445 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-07 [patent_title] => 'Semiconductor memory device including memory cell transistors formed on SOI substrate and having fixed body regions' [patent_app_type] => B1 [patent_app_number] => 09/306807 [patent_app_country] => US [patent_app_date] => 1999-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 59 [patent_figures_cnt] => 68 [patent_no_of_words] => 15502 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/384/06384445.pdf [firstpage_image] =>[orig_patent_app_number] => 09306807 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4300046 [patent_doc_number] => 06180995 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-30 [patent_title] => 'Integrated passive devices with reduced parasitic substrate capacitance' [patent_app_type] => 1 [patent_app_number] => 9/306477 [patent_app_country] => US [patent_app_date] => 1999-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 15 [patent_no_of_words] => 1950 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/180/06180995.pdf [firstpage_image] =>[orig_patent_app_number] => 306477 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4293413 [patent_doc_number] => 06197627 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-06 [patent_title] => 'MOS device and method of fabricating the same' [patent_app_type] => 1 [patent_app_number] => 9/305117 [patent_app_country] => US [patent_app_date] => 1999-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 53 [patent_no_of_words] => 13816 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 517 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/197/06197627.pdf [firstpage_image] =>[orig_patent_app_number] => 305117 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4301121 [patent_doc_number] => 06184562 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-06 [patent_title] => 'Strip detector' [patent_app_type] => 1 [patent_app_number] => 9/171677 [patent_app_country] => US [patent_app_date] => 1999-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2978 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/184/06184562.pdf [firstpage_image] =>[orig_patent_app_number] => 171677 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4411507 [patent_doc_number] => 06172378 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-09 [patent_title] => 'Integrated circuit varactor having a wide capacitance range' [patent_app_type] => 1 [patent_app_number] => 9/304457 [patent_app_country] => US [patent_app_date] => 1999-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 18 [patent_no_of_words] => 5044 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/172/06172378.pdf [firstpage_image] =>[orig_patent_app_number] => 304457 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4413841 [patent_doc_number] => 06310387 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-30 [patent_title] => 'Integrated circuit inductor with high self-resonance frequency' [patent_app_type] => 1 [patent_app_number] => 9/304137 [patent_app_country] => US [patent_app_date] => 1999-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 23 [patent_no_of_words] => 3268 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/310/06310387.pdf [firstpage_image] =>[orig_patent_app_number] => 304137 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1478798 [patent_doc_number] => 06344658 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-05 [patent_title] => 'Gunn diode, NRD guide gunn oscillator, fabricating method of gunn diode and structure for assembly of the same' [patent_app_type] => B1 [patent_app_number] => 09/299017 [patent_app_country] => US [patent_app_date] => 1999-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 50 [patent_no_of_words] => 11758 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/344/06344658.pdf [firstpage_image] =>[orig_patent_app_number] => 09299017 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4086923 [patent_doc_number] => 06054749 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-25 [patent_title] => 'Thin film device repaired using enhanced repair process' [patent_app_type] => 1 [patent_app_number] => 9/299047 [patent_app_country] => US [patent_app_date] => 1999-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 15 [patent_no_of_words] => 3142 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/054/06054749.pdf [firstpage_image] =>[orig_patent_app_number] => 299047 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4094689 [patent_doc_number] => 06133604 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-17 [patent_title] => 'NOR array architecture and operation methods for ETOX cells capable of full EEPROM functions' [patent_app_type] => 1 [patent_app_number] => 9/295017 [patent_app_country] => US [patent_app_date] => 1999-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 3878 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 229 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/133/06133604.pdf [firstpage_image] =>[orig_patent_app_number] => 295017 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4411655 [patent_doc_number] => 06172393 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-09 [patent_title] => 'Nonvolatile memory having contactless array structure which can reserve sufficient on current, without increasing resistance, even if width of bit line is reduced and creation of hyperfine structure is tried, and method of manufacturing nonvolatile memory' [patent_app_type] => 1 [patent_app_number] => 9/287517 [patent_app_country] => US [patent_app_date] => 1999-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 32 [patent_no_of_words] => 8058 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/172/06172393.pdf [firstpage_image] =>[orig_patent_app_number] => 287517 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4411644 [patent_doc_number] => 06172392 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-09 [patent_title] => 'Boron doped silicon capacitor plate' [patent_app_type] => 1 [patent_app_number] => 9/280887 [patent_app_country] => US [patent_app_date] => 1999-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 5507 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/172/06172392.pdf [firstpage_image] =>[orig_patent_app_number] => 280887 [rel_patent_id] =>[rel_patent_doc_number] =>)