
Stephen M Baker
Examiner (ID: 13722)
| Most Active Art Unit | 2112 |
| Art Unit(s) | 2784, 2112, 2607, 2133, 2605, 2306, 2313, 2787, 2786 |
| Total Applications | 2021 |
| Issued Applications | 1703 |
| Pending Applications | 72 |
| Abandoned Applications | 247 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5280755
[patent_doc_number] => 20090132887
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-21
[patent_title] => 'Communication Apparatus and Decoding Method'
[patent_app_type] => utility
[patent_app_number] => 11/988565
[patent_app_country] => US
[patent_app_date] => 2006-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 23290
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0132/20090132887.pdf
[firstpage_image] =>[orig_patent_app_number] => 11988565
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/988565 | Communication apparatus and decoding method | Jul 11, 2006 | Issued |
Array
(
[id] => 5068518
[patent_doc_number] => 20070189619
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-16
[patent_title] => 'SATA primitive prediction and correction'
[patent_app_type] => utility
[patent_app_number] => 11/456077
[patent_app_country] => US
[patent_app_date] => 2006-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3575
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20070189619.pdf
[firstpage_image] =>[orig_patent_app_number] => 11456077
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/456077 | SATA primitive prediction and correction | Jul 5, 2006 | Issued |
Array
(
[id] => 206576
[patent_doc_number] => 07634706
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-12-15
[patent_title] => 'Majority-detected erasure enhanced error correction'
[patent_app_type] => utility
[patent_app_number] => 11/481078
[patent_app_country] => US
[patent_app_date] => 2006-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3244
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/634/07634706.pdf
[firstpage_image] =>[orig_patent_app_number] => 11481078
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/481078 | Majority-detected erasure enhanced error correction | Jul 4, 2006 | Issued |
Array
(
[id] => 58320
[patent_doc_number] => 07774684
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-10
[patent_title] => 'Reliability, availability, and serviceability in a memory device'
[patent_app_type] => utility
[patent_app_number] => 11/479067
[patent_app_country] => US
[patent_app_date] => 2006-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 5464
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/774/07774684.pdf
[firstpage_image] =>[orig_patent_app_number] => 11479067
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/479067 | Reliability, availability, and serviceability in a memory device | Jun 29, 2006 | Issued |
Array
(
[id] => 86732
[patent_doc_number] => 07747896
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-06-29
[patent_title] => 'Dual ported replicated data cache'
[patent_app_type] => utility
[patent_app_number] => 11/479630
[patent_app_country] => US
[patent_app_date] => 2006-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3693
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/747/07747896.pdf
[firstpage_image] =>[orig_patent_app_number] => 11479630
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/479630 | Dual ported replicated data cache | Jun 29, 2006 | Issued |
Array
(
[id] => 4934861
[patent_doc_number] => 20080005636
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-03
[patent_title] => 'Techniques for entering a low-power link state'
[patent_app_type] => utility
[patent_app_number] => 11/480065
[patent_app_country] => US
[patent_app_date] => 2006-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2731
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0005/20080005636.pdf
[firstpage_image] =>[orig_patent_app_number] => 11480065
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/480065 | Techniques for entering a low-power link state | Jun 28, 2006 | Issued |
Array
(
[id] => 5064948
[patent_doc_number] => 20070226590
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-27
[patent_title] => 'Semiconductor memory in which error correction is performed by on-chip error correction circuit'
[patent_app_type] => utility
[patent_app_number] => 11/454007
[patent_app_country] => US
[patent_app_date] => 2006-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 9330
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0226/20070226590.pdf
[firstpage_image] =>[orig_patent_app_number] => 11454007
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/454007 | Semiconductor memory in which error correction is performed by on-chip error correction circuit | Jun 15, 2006 | Issued |
Array
(
[id] => 5226714
[patent_doc_number] => 20070255981
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-01
[patent_title] => 'Redundancy-function-equipped semiconductor memory device made from ECC memory'
[patent_app_type] => utility
[patent_app_number] => 11/451299
[patent_app_country] => US
[patent_app_date] => 2006-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 8522
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0255/20070255981.pdf
[firstpage_image] =>[orig_patent_app_number] => 11451299
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/451299 | Redundancy-function-equipped semiconductor memory device made from ECC memory | Jun 12, 2006 | Abandoned |
Array
(
[id] => 4996255
[patent_doc_number] => 20070011600
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-11
[patent_title] => 'Decoding method and apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/451724
[patent_app_country] => US
[patent_app_date] => 2006-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5169
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0011/20070011600.pdf
[firstpage_image] =>[orig_patent_app_number] => 11451724
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/451724 | Decoding method and apparatus | Jun 12, 2006 | Issued |
Array
(
[id] => 226923
[patent_doc_number] => 07607036
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-10-20
[patent_title] => 'System and method for enabling continued use of trim values within an implantable medical device following a parity error'
[patent_app_type] => utility
[patent_app_number] => 11/423615
[patent_app_country] => US
[patent_app_date] => 2006-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5157
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/607/07607036.pdf
[firstpage_image] =>[orig_patent_app_number] => 11423615
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/423615 | System and method for enabling continued use of trim values within an implantable medical device following a parity error | Jun 11, 2006 | Issued |
Array
(
[id] => 245172
[patent_doc_number] => 07590916
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-09-15
[patent_title] => 'Cyclic redundancy checking value calculator'
[patent_app_type] => utility
[patent_app_number] => 11/449794
[patent_app_country] => US
[patent_app_date] => 2006-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5684
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 331
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/590/07590916.pdf
[firstpage_image] =>[orig_patent_app_number] => 11449794
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/449794 | Cyclic redundancy checking value calculator | Jun 8, 2006 | Issued |
Array
(
[id] => 5641799
[patent_doc_number] => 20060280254
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-12-14
[patent_title] => 'IN-PLACE TRANSFORMATIONS WITH APPLICATIONS TO ENCODING AND DECODING VARIOUS CLASSES OF CODES'
[patent_app_type] => utility
[patent_app_number] => 11/423376
[patent_app_country] => US
[patent_app_date] => 2006-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 15476
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0280/20060280254.pdf
[firstpage_image] =>[orig_patent_app_number] => 11423376
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/423376 | In-place transformations with applications to encoding and decoding various classes of codes | Jun 8, 2006 | Issued |
Array
(
[id] => 241434
[patent_doc_number] => 07594160
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-09-22
[patent_title] => 'Apparatus and method for receiving signal in a communication system'
[patent_app_type] => utility
[patent_app_number] => 11/450815
[patent_app_country] => US
[patent_app_date] => 2006-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6694
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/594/07594160.pdf
[firstpage_image] =>[orig_patent_app_number] => 11450815
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/450815 | Apparatus and method for receiving signal in a communication system | Jun 8, 2006 | Issued |
Array
(
[id] => 248880
[patent_doc_number] => 07587641
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-09-08
[patent_title] => 'Encoding of data into constant weight codes'
[patent_app_type] => utility
[patent_app_number] => 11/448550
[patent_app_country] => US
[patent_app_date] => 2006-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 15
[patent_no_of_words] => 4660
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/587/07587641.pdf
[firstpage_image] =>[orig_patent_app_number] => 11448550
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/448550 | Encoding of data into constant weight codes | Jun 6, 2006 | Issued |
Array
(
[id] => 258205
[patent_doc_number] => 07577893
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-08-18
[patent_title] => 'Forward error correction decoding method and apparatus for satellite digital audio radio broadcasting'
[patent_app_type] => utility
[patent_app_number] => 11/448616
[patent_app_country] => US
[patent_app_date] => 2006-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2508
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/577/07577893.pdf
[firstpage_image] =>[orig_patent_app_number] => 11448616
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/448616 | Forward error correction decoding method and apparatus for satellite digital audio radio broadcasting | Jun 6, 2006 | Issued |
Array
(
[id] => 5012728
[patent_doc_number] => 20070283207
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-06
[patent_title] => 'SYSTEMS, METHODS, AND COMPUTER PROGRAM PRODUCTS FOR PROVIDING A TWO-BIT SYMBOL BUS ERROR CORRECTING CODE WITH BUS TIMING IMPROVEMENTS'
[patent_app_type] => utility
[patent_app_number] => 11/421532
[patent_app_country] => US
[patent_app_date] => 2006-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6249
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0283/20070283207.pdf
[firstpage_image] =>[orig_patent_app_number] => 11421532
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/421532 | SYSTEMS, METHODS, AND COMPUTER PROGRAM PRODUCTS FOR PROVIDING A TWO-BIT SYMBOL BUS ERROR CORRECTING CODE WITH BUS TIMING IMPROVEMENTS | May 31, 2006 | Abandoned |
Array
(
[id] => 4996246
[patent_doc_number] => 20070011591
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-11
[patent_title] => 'METHOD FOR GENERATING SYNDROME VALUE AND APPARATUS THEREOF'
[patent_app_type] => utility
[patent_app_number] => 11/421484
[patent_app_country] => US
[patent_app_date] => 2006-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3357
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0011/20070011591.pdf
[firstpage_image] =>[orig_patent_app_number] => 11421484
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/421484 | METHOD FOR GENERATING SYNDROME VALUE AND APPARATUS THEREOF | May 31, 2006 | Abandoned |
Array
(
[id] => 5012744
[patent_doc_number] => 20070283223
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-06
[patent_title] => 'SYSTEMS, METHODS, AND COMPUTER PROGRAM PRODUCTS FOR PROVIDING A TWO-BIT SYMBOL BUS ERROR CORRECTING CODE WITH ALL CHECKBITS TRANSFERRED LAST'
[patent_app_type] => utility
[patent_app_number] => 11/421538
[patent_app_country] => US
[patent_app_date] => 2006-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6308
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0283/20070283223.pdf
[firstpage_image] =>[orig_patent_app_number] => 11421538
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/421538 | SYSTEMS, METHODS, AND COMPUTER PROGRAM PRODUCTS FOR PROVIDING A TWO-BIT SYMBOL BUS ERROR CORRECTING CODE WITH ALL CHECKBITS TRANSFERRED LAST | May 31, 2006 | Abandoned |
Array
(
[id] => 5012729
[patent_doc_number] => 20070283208
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-06
[patent_title] => 'SYSTEMS, METHODS, AND COMPUTER PROGRAM PRODUCTS FOR PROVIDING A TWO-BIT SYMBOL BUS ERROR CORRECTING CODE WITH BUS DIAGNOSTIC FEATURES'
[patent_app_type] => utility
[patent_app_number] => 11/421537
[patent_app_country] => US
[patent_app_date] => 2006-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5738
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0283/20070283208.pdf
[firstpage_image] =>[orig_patent_app_number] => 11421537
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/421537 | SYSTEMS, METHODS, AND COMPUTER PROGRAM PRODUCTS FOR PROVIDING A TWO-BIT SYMBOL BUS ERROR CORRECTING CODE WITH BUS DIAGNOSTIC FEATURES | May 31, 2006 | Abandoned |
Array
(
[id] => 116691
[patent_doc_number] => 07721178
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-18
[patent_title] => 'Systems, methods, and computer program products for providing a two-bit symbol bus error correcting code'
[patent_app_type] => utility
[patent_app_number] => 11/421534
[patent_app_country] => US
[patent_app_date] => 2006-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 4928
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/721/07721178.pdf
[firstpage_image] =>[orig_patent_app_number] => 11421534
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/421534 | Systems, methods, and computer program products for providing a two-bit symbol bus error correcting code | May 31, 2006 | Issued |