
Stephen M. Baker
Examiner (ID: 15390)
| Most Active Art Unit | 2112 |
| Art Unit(s) | 2133, 2784, 2605, 2786, 2607, 2313, 2112, 2787, 2306 |
| Total Applications | 2021 |
| Issued Applications | 1703 |
| Pending Applications | 72 |
| Abandoned Applications | 247 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7595712
[patent_doc_number] => 07620870
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-11-17
[patent_title] => 'Data compression method and system'
[patent_app_type] => utility
[patent_app_number] => 11/287093
[patent_app_country] => US
[patent_app_date] => 2005-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6553
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/620/07620870.pdf
[firstpage_image] =>[orig_patent_app_number] => 11287093
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/287093 | Data compression method and system | Nov 21, 2005 | Issued |
Array
(
[id] => 7595705
[patent_doc_number] => 07620877
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-11-17
[patent_title] => 'Signal decoding methods and apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/261540
[patent_app_country] => US
[patent_app_date] => 2005-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11012
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/620/07620877.pdf
[firstpage_image] =>[orig_patent_app_number] => 11261540
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/261540 | Signal decoding methods and apparatus | Oct 30, 2005 | Issued |
Array
(
[id] => 5809470
[patent_doc_number] => 20060095826
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-04
[patent_title] => 'Semiconductor memory chip, semiconductor memory module and method for transmitting write data to semiconductor memory chips'
[patent_app_type] => utility
[patent_app_number] => 11/261911
[patent_app_country] => US
[patent_app_date] => 2005-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2997
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0095/20060095826.pdf
[firstpage_image] =>[orig_patent_app_number] => 11261911
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/261911 | Semiconductor memory chip, semiconductor memory module and method for transmitting write data to semiconductor memory chips | Oct 30, 2005 | Abandoned |
Array
(
[id] => 347085
[patent_doc_number] => 07500172
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-03-03
[patent_title] => 'AMP (accelerated message passing) decoder adapted for LDPC (low density parity check) codes'
[patent_app_type] => utility
[patent_app_number] => 11/262574
[patent_app_country] => US
[patent_app_date] => 2005-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 10420
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/500/07500172.pdf
[firstpage_image] =>[orig_patent_app_number] => 11262574
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/262574 | AMP (accelerated message passing) decoder adapted for LDPC (low density parity check) codes | Oct 30, 2005 | Issued |
Array
(
[id] => 321405
[patent_doc_number] => 07523342
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-04-21
[patent_title] => 'Data and control integrity for transactions in a computer system'
[patent_app_type] => utility
[patent_app_number] => 11/262254
[patent_app_country] => US
[patent_app_date] => 2005-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8042
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/523/07523342.pdf
[firstpage_image] =>[orig_patent_app_number] => 11262254
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/262254 | Data and control integrity for transactions in a computer system | Oct 27, 2005 | Issued |
Array
(
[id] => 4973155
[patent_doc_number] => 20070113158
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-17
[patent_title] => 'High speed CAM lookup using stored encoded key'
[patent_app_type] => utility
[patent_app_number] => 11/262063
[patent_app_country] => US
[patent_app_date] => 2005-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5028
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0113/20070113158.pdf
[firstpage_image] =>[orig_patent_app_number] => 11262063
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/262063 | High speed CAM lookup using stored encoded key | Oct 27, 2005 | Issued |
Array
(
[id] => 175654
[patent_doc_number] => 07661037
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-09
[patent_title] => 'LDPC concatenation rules for IEEE 802.11n systems'
[patent_app_type] => utility
[patent_app_number] => 11/261527
[patent_app_country] => US
[patent_app_date] => 2005-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 3807
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/661/07661037.pdf
[firstpage_image] =>[orig_patent_app_number] => 11261527
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/261527 | LDPC concatenation rules for IEEE 802.11n systems | Oct 26, 2005 | Issued |
Array
(
[id] => 5816633
[patent_doc_number] => 20060085724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-04-20
[patent_title] => 'Error correction apparatus and method'
[patent_app_type] => utility
[patent_app_number] => 11/249780
[patent_app_country] => US
[patent_app_date] => 2005-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8859
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0085/20060085724.pdf
[firstpage_image] =>[orig_patent_app_number] => 11249780
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/249780 | Error correction apparatus and method | Oct 12, 2005 | Issued |
Array
(
[id] => 836433
[patent_doc_number] => 07398453
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-07-08
[patent_title] => 'Method and apparatus for a low-density parity-check decoder'
[patent_app_type] => utility
[patent_app_number] => 11/242506
[patent_app_country] => US
[patent_app_date] => 2005-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 4737
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/398/07398453.pdf
[firstpage_image] =>[orig_patent_app_number] => 11242506
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/242506 | Method and apparatus for a low-density parity-check decoder | Oct 2, 2005 | Issued |
Array
(
[id] => 5636558
[patent_doc_number] => 20060067531
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-30
[patent_title] => 'Data transmission method and apparatus using multiple scrambling codes'
[patent_app_type] => utility
[patent_app_number] => 11/230603
[patent_app_country] => US
[patent_app_date] => 2005-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6211
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0067/20060067531.pdf
[firstpage_image] =>[orig_patent_app_number] => 11230603
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/230603 | Data transmission method and apparatus using multiple scrambling codes | Sep 20, 2005 | Issued |
Array
(
[id] => 5739973
[patent_doc_number] => 20060010364
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-12
[patent_title] => 'Information recording medium on which sector data generated from ECC block is recorded, information recording apparatus for recording sector data, and information reproduction apparatus for reproducing sector data'
[patent_app_type] => utility
[patent_app_number] => 11/227133
[patent_app_country] => US
[patent_app_date] => 2005-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 13976
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0010/20060010364.pdf
[firstpage_image] =>[orig_patent_app_number] => 11227133
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/227133 | Information recording medium on which sector data generated from ECC block is recorded, information recording apparatus for recording sector data, and information reproduction apparatus for reproducing sector data | Sep 15, 2005 | Issued |
Array
(
[id] => 498411
[patent_doc_number] => 07216267
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-08
[patent_title] => 'Systems and methods for multistage signal detection in mimo transmissions and iterative detection of precoded OFDM'
[patent_app_type] => utility
[patent_app_number] => 11/224328
[patent_app_country] => US
[patent_app_date] => 2005-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7690
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/216/07216267.pdf
[firstpage_image] =>[orig_patent_app_number] => 11224328
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/224328 | Systems and methods for multistage signal detection in mimo transmissions and iterative detection of precoded OFDM | Sep 12, 2005 | Issued |
Array
(
[id] => 7701343
[patent_doc_number] => RE043071
[patent_country] => US
[patent_kind] => E1
[patent_issue_date] => 2012-01-03
[patent_title] => 'Data transmission'
[patent_app_type] => reissue
[patent_app_number] => 11/224718
[patent_app_country] => US
[patent_app_date] => 2005-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 2863
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/RE/043/RE043071.pdf
[firstpage_image] =>[orig_patent_app_number] => 11224718
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/224718 | Data transmission | Sep 11, 2005 | Issued |
Array
(
[id] => 5928181
[patent_doc_number] => 20060242533
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-26
[patent_title] => 'Method for updating check-node of low-density parity-check (LDPC) codes decoder and device using the same'
[patent_app_type] => utility
[patent_app_number] => 11/221193
[patent_app_country] => US
[patent_app_date] => 2005-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1495
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0242/20060242533.pdf
[firstpage_image] =>[orig_patent_app_number] => 11221193
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/221193 | Method for updating check-node of low-density parity-check (LDPC) codes decoder and device using the same | Sep 6, 2005 | Abandoned |
Array
(
[id] => 343240
[patent_doc_number] => 07502985
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-03-10
[patent_title] => 'Method of detecting and correcting errors for a memory and corresponding integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 11/220515
[patent_app_country] => US
[patent_app_date] => 2005-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 5356
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/502/07502985.pdf
[firstpage_image] =>[orig_patent_app_number] => 11220515
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/220515 | Method of detecting and correcting errors for a memory and corresponding integrated circuit | Sep 6, 2005 | Issued |
Array
(
[id] => 171936
[patent_doc_number] => 07669104
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-23
[patent_title] => 'Forward error correction method and communication method, and forward error correction code addition apparatus and communication apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/218440
[patent_app_country] => US
[patent_app_date] => 2005-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 3743
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/669/07669104.pdf
[firstpage_image] =>[orig_patent_app_number] => 11218440
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/218440 | Forward error correction method and communication method, and forward error correction code addition apparatus and communication apparatus | Sep 5, 2005 | Issued |
Array
(
[id] => 5749386
[patent_doc_number] => 20060112321
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-25
[patent_title] => 'Transparent error correcting memory that supports partial-word write'
[patent_app_type] => utility
[patent_app_number] => 11/221098
[patent_app_country] => US
[patent_app_date] => 2005-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6011
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0112/20060112321.pdf
[firstpage_image] =>[orig_patent_app_number] => 11221098
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/221098 | Transparent error correcting memory that supports partial-word write | Sep 5, 2005 | Issued |
Array
(
[id] => 5198069
[patent_doc_number] => 20070297387
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-27
[patent_title] => 'Content And Channel Aware Object Scheduling And Error Control'
[patent_app_type] => utility
[patent_app_number] => 11/661584
[patent_app_country] => US
[patent_app_date] => 2005-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4947
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0297/20070297387.pdf
[firstpage_image] =>[orig_patent_app_number] => 11661584
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/661584 | Content and channel aware object scheduling and error control | Aug 31, 2005 | Issued |
Array
(
[id] => 605091
[patent_doc_number] => 07434135
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-10-07
[patent_title] => 'Decoder and method for decoding low-density parity-check code'
[patent_app_type] => utility
[patent_app_number] => 11/216108
[patent_app_country] => US
[patent_app_date] => 2005-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3210
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/434/07434135.pdf
[firstpage_image] =>[orig_patent_app_number] => 11216108
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/216108 | Decoder and method for decoding low-density parity-check code | Aug 31, 2005 | Issued |
Array
(
[id] => 321480
[patent_doc_number] => 07523381
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-04-21
[patent_title] => 'Non-volatile memory with error detection'
[patent_app_type] => utility
[patent_app_number] => 11/219535
[patent_app_country] => US
[patent_app_date] => 2005-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1699
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/523/07523381.pdf
[firstpage_image] =>[orig_patent_app_number] => 11219535
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/219535 | Non-volatile memory with error detection | Aug 31, 2005 | Issued |