Stephen W Jordan
Examiner (ID: 9960)
Most Active Art Unit | 1725 |
Art Unit(s) | 1725 |
Total Applications | 1 |
Issued Applications | 0 |
Pending Applications | 0 |
Abandoned Applications | 1 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 6829978
[patent_doc_number] => 20030181036
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-09-25
[patent_title] => 'Compound structure for reduced contact resistance'
[patent_app_type] => new
[patent_app_number] => 10/355667
[patent_app_country] => US
[patent_app_date] => 2003-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8725
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0181/20030181036.pdf
[firstpage_image] =>[orig_patent_app_number] => 10355667
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/355667 | Compound structure for reduced contact resistance | Jan 30, 2003 | Issued |
Array
(
[id] => 1155324
[patent_doc_number] => 06764874
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-07-20
[patent_title] => 'Method for chemical vapor deposition of single walled carbon nanotubes'
[patent_app_type] => B1
[patent_app_number] => 10/356217
[patent_app_country] => US
[patent_app_date] => 2003-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 19
[patent_no_of_words] => 4610
[patent_no_of_claims] => 53
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/764/06764874.pdf
[firstpage_image] =>[orig_patent_app_number] => 10356217
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/356217 | Method for chemical vapor deposition of single walled carbon nanotubes | Jan 29, 2003 | Issued |
Array
(
[id] => 1165615
[patent_doc_number] => 06756309
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-06-29
[patent_title] => 'Feed forward process control method for adjusting metal line Rs'
[patent_app_type] => B1
[patent_app_number] => 10/356247
[patent_app_country] => US
[patent_app_date] => 2003-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 2981
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/756/06756309.pdf
[firstpage_image] =>[orig_patent_app_number] => 10356247
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/356247 | Feed forward process control method for adjusting metal line Rs | Jan 29, 2003 | Issued |
Array
(
[id] => 7287310
[patent_doc_number] => 20040147105
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-29
[patent_title] => 'Method for fabricating microelectronic product with attenuated bond pad corrosion'
[patent_app_type] => new
[patent_app_number] => 10/354697
[patent_app_country] => US
[patent_app_date] => 2003-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3601
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0147/20040147105.pdf
[firstpage_image] =>[orig_patent_app_number] => 10354697
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/354697 | Method for fabricating microelectronic product with attenuated bond pad corrosion | Jan 28, 2003 | Issued |
Array
(
[id] => 773519
[patent_doc_number] => 07001837
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-21
[patent_title] => 'Semiconductor with tensile strained substrate and method of making the same'
[patent_app_type] => utility
[patent_app_number] => 10/346617
[patent_app_country] => US
[patent_app_date] => 2003-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3445
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/001/07001837.pdf
[firstpage_image] =>[orig_patent_app_number] => 10346617
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/346617 | Semiconductor with tensile strained substrate and method of making the same | Jan 16, 2003 | Issued |
Array
(
[id] => 1177261
[patent_doc_number] => 06743689
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-06-01
[patent_title] => 'Method of fabrication SOI devices with accurately defined monocrystalline source/drain extensions'
[patent_app_type] => B1
[patent_app_number] => 10/341427
[patent_app_country] => US
[patent_app_date] => 2003-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 3158
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/743/06743689.pdf
[firstpage_image] =>[orig_patent_app_number] => 10341427
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/341427 | Method of fabrication SOI devices with accurately defined monocrystalline source/drain extensions | Jan 13, 2003 | Issued |
Array
(
[id] => 6856306
[patent_doc_number] => 20030129807
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-10
[patent_title] => 'Diffusion-enhanced crystallization of amorphous materials to improve surface roughness'
[patent_app_type] => new
[patent_app_number] => 10/319938
[patent_app_country] => US
[patent_app_date] => 2002-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7274
[patent_no_of_claims] => 68
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0129/20030129807.pdf
[firstpage_image] =>[orig_patent_app_number] => 10319938
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/319938 | Diffusion-enhanced crystallization of amorphous materials to improve surface roughness | Dec 15, 2002 | Issued |
Array
(
[id] => 1101591
[patent_doc_number] => 06815263
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-11-09
[patent_title] => 'Component assembly and method for producing the same'
[patent_app_type] => B2
[patent_app_number] => 10/276607
[patent_app_country] => US
[patent_app_date] => 2002-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2794
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/815/06815263.pdf
[firstpage_image] =>[orig_patent_app_number] => 10276607
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/276607 | Component assembly and method for producing the same | Nov 14, 2002 | Issued |
Array
(
[id] => 1126732
[patent_doc_number] => 06790777
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-09-14
[patent_title] => 'Method for reducing contamination, copper reduction, and depositing a dielectric layer on a semiconductor device'
[patent_app_type] => B2
[patent_app_number] => 10/288717
[patent_app_country] => US
[patent_app_date] => 2002-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 7475
[patent_no_of_claims] => 47
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 410
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/790/06790777.pdf
[firstpage_image] =>[orig_patent_app_number] => 10288717
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/288717 | Method for reducing contamination, copper reduction, and depositing a dielectric layer on a semiconductor device | Nov 5, 2002 | Issued |
Array
(
[id] => 1192986
[patent_doc_number] => 06730573
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-05-04
[patent_title] => 'MIM and metal resistor formation at CU beol using only one extra mask'
[patent_app_type] => B1
[patent_app_number] => 10/286257
[patent_app_country] => US
[patent_app_date] => 2002-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 17
[patent_no_of_words] => 4672
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/730/06730573.pdf
[firstpage_image] =>[orig_patent_app_number] => 10286257
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/286257 | MIM and metal resistor formation at CU beol using only one extra mask | Oct 31, 2002 | Issued |
Array
(
[id] => 1104971
[patent_doc_number] => 06812135
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-11-02
[patent_title] => 'Adhesion enhancement between CVD dielectric and spin-on low-k silicate films'
[patent_app_type] => B2
[patent_app_number] => 10/283517
[patent_app_country] => US
[patent_app_date] => 2002-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 22
[patent_no_of_words] => 2212
[patent_no_of_claims] => 60
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/812/06812135.pdf
[firstpage_image] =>[orig_patent_app_number] => 10283517
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/283517 | Adhesion enhancement between CVD dielectric and spin-on low-k silicate films | Oct 29, 2002 | Issued |
Array
(
[id] => 1123524
[patent_doc_number] => 06794314
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-09-21
[patent_title] => 'Method of forming ultrathin oxide layer'
[patent_app_type] => B2
[patent_app_number] => 10/281418
[patent_app_country] => US
[patent_app_date] => 2002-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3787
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/794/06794314.pdf
[firstpage_image] =>[orig_patent_app_number] => 10281418
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/281418 | Method of forming ultrathin oxide layer | Oct 24, 2002 | Issued |
Array
(
[id] => 1112904
[patent_doc_number] => 06803278
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-10-12
[patent_title] => 'Method of forming memory cells in an array'
[patent_app_type] => B2
[patent_app_number] => 10/280757
[patent_app_country] => US
[patent_app_date] => 2002-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5331
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/803/06803278.pdf
[firstpage_image] =>[orig_patent_app_number] => 10280757
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/280757 | Method of forming memory cells in an array | Oct 23, 2002 | Issued |
Array
(
[id] => 616395
[patent_doc_number] => 07144806
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-12-05
[patent_title] => 'ALD of tantalum using a hydride reducing agent'
[patent_app_type] => utility
[patent_app_number] => 10/279147
[patent_app_country] => US
[patent_app_date] => 2002-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 4360
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/144/07144806.pdf
[firstpage_image] =>[orig_patent_app_number] => 10279147
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/279147 | ALD of tantalum using a hydride reducing agent | Oct 22, 2002 | Issued |
Array
(
[id] => 6692719
[patent_doc_number] => 20030040151
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-27
[patent_title] => 'Semiconductor device and method for fabricating same'
[patent_app_type] => new
[patent_app_number] => 10/271745
[patent_app_country] => US
[patent_app_date] => 2002-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3086
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0040/20030040151.pdf
[firstpage_image] =>[orig_patent_app_number] => 10271745
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/271745 | Semiconductor device and method for fabricating same | Oct 16, 2002 | Issued |
Array
(
[id] => 6649737
[patent_doc_number] => 20030104688
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-06-05
[patent_title] => 'Gas dome dielectric system for ULSI interconnects'
[patent_app_type] => new
[patent_app_number] => 10/266179
[patent_app_country] => US
[patent_app_date] => 2002-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4107
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20030104688.pdf
[firstpage_image] =>[orig_patent_app_number] => 10266179
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/266179 | Gas dome dielectric system for ULSI interconnects | Oct 6, 2002 | Issued |
Array
(
[id] => 788107
[patent_doc_number] => 06987039
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-01-17
[patent_title] => 'Forming lateral bipolar junction transistor in CMOS flow'
[patent_app_type] => utility
[patent_app_number] => 10/261707
[patent_app_country] => US
[patent_app_date] => 2002-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 4353
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/987/06987039.pdf
[firstpage_image] =>[orig_patent_app_number] => 10261707
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/261707 | Forming lateral bipolar junction transistor in CMOS flow | Sep 29, 2002 | Issued |
Array
(
[id] => 6680956
[patent_doc_number] => 20030116820
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-06-26
[patent_title] => 'Post-fuse blow corrosion prevention structure for copper fuses'
[patent_app_type] => new
[patent_app_number] => 10/254277
[patent_app_country] => US
[patent_app_date] => 2002-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9054
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 17
[patent_words_short_claim] => 25
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0116/20030116820.pdf
[firstpage_image] =>[orig_patent_app_number] => 10254277
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/254277 | Post-fuse blow corrosion prevention structure for copper fuses | Sep 24, 2002 | Issued |
Array
(
[id] => 6774328
[patent_doc_number] => 20030017666
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-23
[patent_title] => 'Integrated structure comprising a patterned feature substantially of single grain polysilicon'
[patent_app_type] => new
[patent_app_number] => 10/247177
[patent_app_country] => US
[patent_app_date] => 2002-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2981
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20030017666.pdf
[firstpage_image] =>[orig_patent_app_number] => 10247177
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/247177 | Integrated structure comprising a patterned feature substantially of single grain polysilicon | Sep 18, 2002 | Issued |
Array
(
[id] => 6813709
[patent_doc_number] => 20030073259
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-04-17
[patent_title] => 'Process of and apparatus for heat-treating II-VI compound semiconductors and semiconductor heat-treated by the process'
[patent_app_type] => new
[patent_app_number] => 10/243198
[patent_app_country] => US
[patent_app_date] => 2002-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6399
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20030073259.pdf
[firstpage_image] =>[orig_patent_app_number] => 10243198
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/243198 | Process of and apparatus for heat-treating II-VI compound semiconductors and semiconductor heat-treated by the process | Sep 12, 2002 | Issued |