| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 15667149
[patent_doc_number] => 10597795
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-24
[patent_title] => Method for producing a semiconductor wafer with epitaxial layer in a deposition chamber, apparatus for producing a semiconductor wafer with epitaxial layer, and semiconductor wafer with epitaxial layer
[patent_app_type] => utility
[patent_app_number] => 15/778549
[patent_app_country] => US
[patent_app_date] => 2016-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5386
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15778549
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/778549 | Method for producing a semiconductor wafer with epitaxial layer in a deposition chamber, apparatus for producing a semiconductor wafer with epitaxial layer, and semiconductor wafer with epitaxial layer | Nov 23, 2016 | Issued |
Array
(
[id] => 12175057
[patent_doc_number] => 09893204
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-13
[patent_title] => 'Semiconductor device having transistor including two oxide semiconductor layers having different lattice constants'
[patent_app_type] => utility
[patent_app_number] => 15/359822
[patent_app_country] => US
[patent_app_date] => 2016-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 43
[patent_no_of_words] => 21581
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15359822
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/359822 | Semiconductor device having transistor including two oxide semiconductor layers having different lattice constants | Nov 22, 2016 | Issued |
Array
(
[id] => 12236167
[patent_doc_number] => 20180069030
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-08
[patent_title] => 'ARRAY SUBSTRATE, FABRICATION METHOD FOR FORMING THE SAME, AND DISPLAY DEVICE CONTAINING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/531509
[patent_app_country] => US
[patent_app_date] => 2016-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8475
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15531509
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/531509 | Array substrate, fabrication method for forming the same, and display device containing the same | Nov 6, 2016 | Issued |
Array
(
[id] => 15667113
[patent_doc_number] => 10597777
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-24
[patent_title] => Precursor composition containing group IV organic compound and method for forming thin film using same
[patent_app_type] => utility
[patent_app_number] => 15/776942
[patent_app_country] => US
[patent_app_date] => 2016-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4556
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15776942
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/776942 | Precursor composition containing group IV organic compound and method for forming thin film using same | Oct 31, 2016 | Issued |
Array
(
[id] => 11441320
[patent_doc_number] => 20170042340
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-16
[patent_title] => 'DROP-IN OCCUPANCY DETECTION COMPONENT FOR FURNITURE'
[patent_app_type] => utility
[patent_app_number] => 15/339927
[patent_app_country] => US
[patent_app_date] => 2016-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 20209
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15339927
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/339927 | Drop-in occupancy detection component for furniture | Oct 30, 2016 | Issued |
Array
(
[id] => 11608272
[patent_doc_number] => 20170125576
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-04
[patent_title] => 'POWER MOSFET AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/334906
[patent_app_country] => US
[patent_app_date] => 2016-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6986
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15334906
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/334906 | Power MOSFET and method for manufacturing the same | Oct 25, 2016 | Issued |
Array
(
[id] => 11732983
[patent_doc_number] => 20170194426
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-06
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/292515
[patent_app_country] => US
[patent_app_date] => 2016-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 9837
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15292515
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/292515 | Semiconductor device having field insulation layer between two fins | Oct 12, 2016 | Issued |
Array
(
[id] => 12375939
[patent_doc_number] => 09960207
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-05-01
[patent_title] => Spin-selective electron relay
[patent_app_type] => utility
[patent_app_number] => 15/292445
[patent_app_country] => US
[patent_app_date] => 2016-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 3920
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15292445
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/292445 | Spin-selective electron relay | Oct 12, 2016 | Issued |
Array
(
[id] => 12650832
[patent_doc_number] => 20180108775
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-19
[patent_title] => STRUCTURE OF SEMICONDUCTOR DEVICE WITH SOURCE/DRAIN STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 15/292428
[patent_app_country] => US
[patent_app_date] => 2016-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7128
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15292428
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/292428 | Structure of semiconductor device with source/drain structures | Oct 12, 2016 | Issued |
Array
(
[id] => 12202472
[patent_doc_number] => 09905543
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-27
[patent_title] => 'Light-emitting diode (LED) device'
[patent_app_type] => utility
[patent_app_number] => 15/292332
[patent_app_country] => US
[patent_app_date] => 2016-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 56
[patent_no_of_words] => 21657
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15292332
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/292332 | Light-emitting diode (LED) device | Oct 12, 2016 | Issued |
Array
(
[id] => 11571811
[patent_doc_number] => 20170110455
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-20
[patent_title] => 'SEMICONDUCTOR DEVICE AND SEMICONDUCTOR INTEGRATED CIRCUIT USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/292475
[patent_app_country] => US
[patent_app_date] => 2016-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 39
[patent_no_of_words] => 28946
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15292475
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/292475 | Semiconductor device and semiconductor integrated circuit using the same | Oct 12, 2016 | Issued |
Array
(
[id] => 11967341
[patent_doc_number] => 20170271494
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-21
[patent_title] => 'FIELD EFFECT TRANSISTOR AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/292252
[patent_app_country] => US
[patent_app_date] => 2016-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4647
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15292252
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/292252 | Field effect transistor and method of manufacturing the same | Oct 12, 2016 | Issued |
Array
(
[id] => 13121579
[patent_doc_number] => 10079145
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-18
[patent_title] => Method for pattern formation on a substrate, associated semiconductor devices, and uses of the method
[patent_app_type] => utility
[patent_app_number] => 15/292328
[patent_app_country] => US
[patent_app_date] => 2016-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 3873
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15292328
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/292328 | Method for pattern formation on a substrate, associated semiconductor devices, and uses of the method | Oct 12, 2016 | Issued |
Array
(
[id] => 11858842
[patent_doc_number] => 09738514
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-22
[patent_title] => 'Complementary metal oxide semiconductor (CMOS) ultrasonic transducers and methods for forming the same'
[patent_app_type] => utility
[patent_app_number] => 15/291697
[patent_app_country] => US
[patent_app_date] => 2016-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 94
[patent_no_of_words] => 16412
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15291697
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/291697 | Complementary metal oxide semiconductor (CMOS) ultrasonic transducers and methods for forming the same | Oct 11, 2016 | Issued |
Array
(
[id] => 13154209
[patent_doc_number] => 10093819
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-09
[patent_title] => Fluorosurfactant-containing ink compositions for inkjet printing
[patent_app_type] => utility
[patent_app_number] => 15/289009
[patent_app_country] => US
[patent_app_date] => 2016-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 18
[patent_no_of_words] => 7188
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15289009
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/289009 | Fluorosurfactant-containing ink compositions for inkjet printing | Oct 6, 2016 | Issued |
Array
(
[id] => 11394261
[patent_doc_number] => 20170014796
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-19
[patent_title] => 'ENGINEERED BAND GAPS'
[patent_app_type] => utility
[patent_app_number] => 15/279263
[patent_app_country] => US
[patent_app_date] => 2016-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 14881
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15279263
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/279263 | Optoelectronic devices including twisted bilayers | Sep 27, 2016 | Issued |
Array
(
[id] => 11517661
[patent_doc_number] => 20170084734
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-23
[patent_title] => 'Semiconductor Devices and a Method for Forming Semiconductor Devices'
[patent_app_type] => utility
[patent_app_number] => 15/273400
[patent_app_country] => US
[patent_app_date] => 2016-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 19270
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15273400
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/273400 | Vertical field effect transistor device having alternating drift regions and compensation regions | Sep 21, 2016 | Issued |
Array
(
[id] => 11911315
[patent_doc_number] => 09780136
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-03
[patent_title] => 'Composite wafer semiconductor devices using offset via arrangements and methods of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 15/273029
[patent_app_country] => US
[patent_app_date] => 2016-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 17
[patent_no_of_words] => 10849
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15273029
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/273029 | Composite wafer semiconductor devices using offset via arrangements and methods of fabricating the same | Sep 21, 2016 | Issued |
Array
(
[id] => 12263817
[patent_doc_number] => 20180083013
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'THRESHOLD VOLTAGE MODULATION THROUGH CHANNEL LENGTH ADJUSTMENT'
[patent_app_type] => utility
[patent_app_number] => 15/273224
[patent_app_country] => US
[patent_app_date] => 2016-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6567
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15273224
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/273224 | Threshold voltage modulation through channel length adjustment | Sep 21, 2016 | Issued |
Array
(
[id] => 11568454
[patent_doc_number] => 20170107098
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-20
[patent_title] => 'MICROELECTROMECHANICAL SYSTEM AND FABRICATING PROCESS'
[patent_app_type] => utility
[patent_app_number] => 15/273423
[patent_app_country] => US
[patent_app_date] => 2016-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9105
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15273423
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/273423 | Microelectromechanical system and fabricating process having decoupling structure that includes attaching element for fastening to carrier | Sep 21, 2016 | Issued |