
Stephen W. Smoot
Examiner (ID: 2594, Phone: (571)272-1698 , Office: P/2813 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813 |
| Total Applications | 1918 |
| Issued Applications | 1746 |
| Pending Applications | 33 |
| Abandoned Applications | 142 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11249774
[patent_doc_number] => 09475261
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-25
[patent_title] => 'Dual layer sandwich for thermal management'
[patent_app_type] => utility
[patent_app_number] => 14/532488
[patent_app_country] => US
[patent_app_date] => 2014-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4998
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14532488
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/532488 | Dual layer sandwich for thermal management | Nov 3, 2014 | Issued |
Array
(
[id] => 9901539
[patent_doc_number] => 20150056739
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-26
[patent_title] => 'IMAGE SENSOR TRENCH ISOLATION WITH CONFORMAL DOPING'
[patent_app_type] => utility
[patent_app_number] => 14/507895
[patent_app_country] => US
[patent_app_date] => 2014-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6005
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14507895
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/507895 | Image sensor trench isolation with conformal doping | Oct 6, 2014 | Issued |
Array
(
[id] => 9800846
[patent_doc_number] => 20150012790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-08
[patent_title] => 'SCAN TESTING SYSTEM, METHOD AND APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/494092
[patent_app_country] => US
[patent_app_date] => 2014-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 14655
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14494092
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/494092 | Integrated circuit with plural comparators receiving expected data and mask data from different pads | Sep 22, 2014 | Issued |
Array
(
[id] => 11028793
[patent_doc_number] => 20160225749
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-04
[patent_title] => 'Optoelectronic Semiconductor Chip and Optoelectronic Component'
[patent_app_type] => utility
[patent_app_number] => 15/021393
[patent_app_country] => US
[patent_app_date] => 2014-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8228
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15021393
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/021393 | Optoelectronic semiconductor chip and optoelectronic component | Sep 9, 2014 | Issued |
Array
(
[id] => 10718238
[patent_doc_number] => 20160064385
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-03
[patent_title] => 'STRUCTURE AND FORMATION METHOD OF SEMICONDUCTOR DEVICE WITH EMBEDDED CAPACITOR'
[patent_app_type] => utility
[patent_app_number] => 14/470399
[patent_app_country] => US
[patent_app_date] => 2014-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4930
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14470399
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/470399 | Structure and formation method of semiconductor device with embedded capacitor | Aug 26, 2014 | Issued |
Array
(
[id] => 11479862
[patent_doc_number] => 09586385
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-07
[patent_title] => 'Inorganic multilayer lamination transfer films'
[patent_app_type] => utility
[patent_app_number] => 14/470258
[patent_app_country] => US
[patent_app_date] => 2014-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 10507
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14470258
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/470258 | Inorganic multilayer lamination transfer films | Aug 26, 2014 | Issued |
Array
(
[id] => 10718201
[patent_doc_number] => 20160064348
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-03
[patent_title] => 'Packaging Devices, Packaged Semiconductor Devices, and Packaging Methods'
[patent_app_type] => utility
[patent_app_number] => 14/470765
[patent_app_country] => US
[patent_app_date] => 2014-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6353
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14470765
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/470765 | Packaging device having plural microstructures disposed proximate to die mounting region | Aug 26, 2014 | Issued |
Array
(
[id] => 10271876
[patent_doc_number] => 20150156874
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-04
[patent_title] => 'LAMINATED SUBSTRATE AND METHOD OF MANUFACTURING LAMINATED SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 14/470022
[patent_app_country] => US
[patent_app_date] => 2014-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6071
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14470022
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/470022 | Laminated substrate and method of manufacturing laminated substrate | Aug 26, 2014 | Issued |
Array
(
[id] => 10158482
[patent_doc_number] => 09190266
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-11-17
[patent_title] => 'High capacitance density gate dielectrics for III-V semiconductor channels using a pre-disposition surface treatment involving plasma and TI precursor exposure'
[patent_app_type] => utility
[patent_app_number] => 14/469964
[patent_app_country] => US
[patent_app_date] => 2014-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5435
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14469964
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/469964 | High capacitance density gate dielectrics for III-V semiconductor channels using a pre-disposition surface treatment involving plasma and TI precursor exposure | Aug 26, 2014 | Issued |
Array
(
[id] => 10329381
[patent_doc_number] => 20150214385
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-30
[patent_title] => 'Semiconductor Device and Method of Manufacturing the Same'
[patent_app_type] => utility
[patent_app_number] => 14/469799
[patent_app_country] => US
[patent_app_date] => 2014-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 10513
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14469799
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/469799 | Semiconductor device including junction field effect transistor and method of manufacturing the same | Aug 26, 2014 | Issued |
Array
(
[id] => 10718548
[patent_doc_number] => 20160064696
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-03
[patent_title] => 'THERMALLY-ASSISTED SELF-ASSEMBLY METHOD OF NANOPARTICLES AND NANOWIRES WITHIN ENGINEERED PERIODIC STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 14/470324
[patent_app_country] => US
[patent_app_date] => 2014-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9541
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14470324
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/470324 | Thermally-assisted self-assembly method of nanoparticles and nanowires within engineered periodic structures | Aug 26, 2014 | Issued |
Array
(
[id] => 10494367
[patent_doc_number] => 20150379389
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-31
[patent_title] => 'SYSTEM IN PACKAGE STRUCTURE, ELECTROPLATING MODULE THEREOF AND MEMORY STORAGE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/463672
[patent_app_country] => US
[patent_app_date] => 2014-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4318
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14463672
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/463672 | System in package structure, electroplating module thereof and memory storage device | Aug 19, 2014 | Issued |
Array
(
[id] => 11453415
[patent_doc_number] => 09577067
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-21
[patent_title] => 'Metal gate and manufuacturing process thereof'
[patent_app_type] => utility
[patent_app_number] => 14/463953
[patent_app_country] => US
[patent_app_date] => 2014-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 7202
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14463953
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/463953 | Metal gate and manufuacturing process thereof | Aug 19, 2014 | Issued |
Array
(
[id] => 10711751
[patent_doc_number] => 20160057898
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-25
[patent_title] => 'SHIELDING FILM AND METHOD OF MANUFACTURING SAME'
[patent_app_type] => utility
[patent_app_number] => 14/463105
[patent_app_country] => US
[patent_app_date] => 2014-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 8074
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14463105
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/463105 | Shielding film and method of manufacturing same | Aug 18, 2014 | Issued |
Array
(
[id] => 11776121
[patent_doc_number] => 09385073
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-05
[patent_title] => 'Packages having integrated devices and methods of forming same'
[patent_app_type] => utility
[patent_app_number] => 14/463396
[patent_app_country] => US
[patent_app_date] => 2014-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 24
[patent_no_of_words] => 5795
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14463396
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/463396 | Packages having integrated devices and methods of forming same | Aug 18, 2014 | Issued |
Array
(
[id] => 10610957
[patent_doc_number] => 09330998
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-03
[patent_title] => 'Thermal interface material assemblies and related methods'
[patent_app_type] => utility
[patent_app_number] => 14/463196
[patent_app_country] => US
[patent_app_date] => 2014-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 8845
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14463196
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/463196 | Thermal interface material assemblies and related methods | Aug 18, 2014 | Issued |
Array
(
[id] => 10700249
[patent_doc_number] => 20160046396
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-18
[patent_title] => 'DUAL LAYER SANDWICH FOR THERMAL MANAGEMENT'
[patent_app_type] => utility
[patent_app_number] => 14/462175
[patent_app_country] => US
[patent_app_date] => 2014-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3984
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14462175
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/462175 | Dual layer sandwich for thermal management | Aug 17, 2014 | Issued |
Array
(
[id] => 10645439
[patent_doc_number] => 09362314
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-07
[patent_title] => 'Thin film transistor substrate'
[patent_app_type] => utility
[patent_app_number] => 14/462232
[patent_app_country] => US
[patent_app_date] => 2014-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 4551
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14462232
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/462232 | Thin film transistor substrate | Aug 17, 2014 | Issued |
Array
(
[id] => 10939482
[patent_doc_number] => 20140342503
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-20
[patent_title] => 'COMPLIANT INTERCONNECTS IN WAFERS'
[patent_app_type] => utility
[patent_app_number] => 14/451136
[patent_app_country] => US
[patent_app_date] => 2014-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 13387
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14451136
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/451136 | Compliant interconnects in wafers | Aug 3, 2014 | Issued |
Array
(
[id] => 10939492
[patent_doc_number] => 20140342513
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-20
[patent_title] => 'SEMICONDUCTOR APPARATUS AND METHOD FOR MANUFACTURING THE SEMICONDUCTOR APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/450838
[patent_app_country] => US
[patent_app_date] => 2014-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 13902
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14450838
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/450838 | Method for manufacturing semiconductor apparatus having fluorine containing region formed in recessed portion of semiconductor layer | Aug 3, 2014 | Issued |