Steven C. Bishop

Array ( [id] => 9967766 [patent_doc_number] => 09015402 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-04-21 [patent_title] => 'Memory controller and a method for writing information to a K-level memory unit' [patent_app_type] => utility [patent_app_number] => 13/142049 [patent_app_country] => US [patent_app_date] => 2009-12-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7306 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13142049 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6448216 [patent_doc_number] => 20100153652 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-17 [patent_title] => 'CACHE MANAGEMENT SYSTEM' [patent_app_type] => utility [patent_app_number] => 12/634397 [patent_app_country] => US [patent_app_date] => 2009-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6878 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0153/20100153652.pdf [firstpage_image] =>[orig_patent_app_number] => 12634397 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10890578 [patent_doc_number] => 08914590 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-12-16 [patent_title] => 'Data processing method and device' [patent_app_type] => utility [patent_app_number] => 12/570943 [patent_app_country] => US [patent_app_date] => 2009-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 66 [patent_figures_cnt] => 74 [patent_no_of_words] => 60727 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12570943 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6510177 [patent_doc_number] => 20100011181 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-14 [patent_title] => 'Methods for synchronizing storage system data' [patent_app_type] => utility [patent_app_number] => 12/584865 [patent_app_country] => US [patent_app_date] => 2009-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8698 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0011/20100011181.pdf [firstpage_image] =>[orig_patent_app_number] => 12584865 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5960740 [patent_doc_number] => 20110185127 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-07-28 [patent_title] => 'PROCESSOR CIRCUIT WITH SHARED MEMORY AND BUFFER SYSTEM' [patent_app_type] => utility [patent_app_number] => 13/055635 [patent_app_country] => US [patent_app_date] => 2009-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2325 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0185/20110185127.pdf [firstpage_image] =>[orig_patent_app_number] => 13055635 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9187011 [patent_doc_number] => 08626997 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-01-07 [patent_title] => 'Phase change memory in a dual inline memory module' [patent_app_type] => utility [patent_app_number] => 12/504029 [patent_app_country] => US [patent_app_date] => 2009-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3484 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12504029 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8645601 [patent_doc_number] => 08370599 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-05 [patent_title] => 'Storage system and controlling system and method thereof' [patent_app_type] => utility [patent_app_number] => 12/503863 [patent_app_country] => US [patent_app_date] => 2009-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1658 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12503863 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5996226 [patent_doc_number] => 20110016269 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-01-20 [patent_title] => 'SYSTEM AND METHOD OF INCREASING ADDRESSABLE MEMORY SPACE ON A MEMORY BOARD' [patent_app_type] => utility [patent_app_number] => 12/504131 [patent_app_country] => US [patent_app_date] => 2009-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6014 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0016/20110016269.pdf [firstpage_image] =>[orig_patent_app_number] => 12504131 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5996255 [patent_doc_number] => 20110016279 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-01-20 [patent_title] => 'SIMULTANEOUS READ AND WRITE DATA TRANSFER' [patent_app_type] => utility [patent_app_number] => 12/504156 [patent_app_country] => US [patent_app_date] => 2009-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4267 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0016/20110016279.pdf [firstpage_image] =>[orig_patent_app_number] => 12504156 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5996207 [patent_doc_number] => 20110016260 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-01-20 [patent_title] => 'MANAGING BACKUP DEVICE METADATA IN A HIGH AVAILABILITY DISK SUBSYSTEM' [patent_app_type] => utility [patent_app_number] => 12/503242 [patent_app_country] => US [patent_app_date] => 2009-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3182 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0016/20110016260.pdf [firstpage_image] =>[orig_patent_app_number] => 12503242 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6262500 [patent_doc_number] => 20100030957 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-04 [patent_title] => 'VIRTUAL TAPE SYSTEM' [patent_app_type] => utility [patent_app_number] => 12/503530 [patent_app_country] => US [patent_app_date] => 2009-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5208 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0030/20100030957.pdf [firstpage_image] =>[orig_patent_app_number] => 12503530 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5996273 [patent_doc_number] => 20110016287 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-01-20 [patent_title] => 'METHOD FOR IMPLEMENTING ON DEMAND CONFIGURATION CHANGES' [patent_app_type] => utility [patent_app_number] => 12/503751 [patent_app_country] => US [patent_app_date] => 2009-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3153 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0016/20110016287.pdf [firstpage_image] =>[orig_patent_app_number] => 12503751 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9023407 [patent_doc_number] => 08533404 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-09-10 [patent_title] => 'Hardware and operating system support for persistent memory on a memory bus' [patent_app_type] => utility [patent_app_number] => 12/503480 [patent_app_country] => US [patent_app_date] => 2009-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 11634 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12503480 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8678572 [patent_doc_number] => 08386707 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-26 [patent_title] => 'Virtual disk management program, storage device management program, multinode storage system, and virtual disk managing method' [patent_app_type] => utility [patent_app_number] => 12/502752 [patent_app_country] => US [patent_app_date] => 2009-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 12943 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12502752 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8561821 [patent_doc_number] => 08335891 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-12-18 [patent_title] => 'Method and system for configuring a storage array' [patent_app_type] => utility [patent_app_number] => 12/502485 [patent_app_country] => US [patent_app_date] => 2009-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4399 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12502485 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6140549 [patent_doc_number] => 20110010505 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-01-13 [patent_title] => 'RESOURCE MANAGEMENT CACHE TO MANAGE RENDITIONS' [patent_app_type] => utility [patent_app_number] => 12/502049 [patent_app_country] => US [patent_app_date] => 2009-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3609 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0010/20110010505.pdf [firstpage_image] =>[orig_patent_app_number] => 12502049 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7813392 [patent_doc_number] => 08135930 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-03-13 [patent_title] => 'Replication systems and methods for a virtual computing environment' [patent_app_type] => utility [patent_app_number] => 12/502035 [patent_app_country] => US [patent_app_date] => 2009-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 10115 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 217 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/135/08135930.pdf [firstpage_image] =>[orig_patent_app_number] => 12502035 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5497480 [patent_doc_number] => 20090265508 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-22 [patent_title] => 'Scheduling of Housekeeping Operations in Flash Memory Systems' [patent_app_type] => utility [patent_app_number] => 12/493500 [patent_app_country] => US [patent_app_date] => 2009-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 13740 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0265/20090265508.pdf [firstpage_image] =>[orig_patent_app_number] => 12493500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9878899 [patent_doc_number] => 08966195 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-02-24 [patent_title] => 'Direct memory access and super page swapping optimizations for a memory blade' [patent_app_type] => utility [patent_app_number] => 12/492537 [patent_app_country] => US [patent_app_date] => 2009-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 25 [patent_no_of_words] => 8181 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12492537 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8407783 [patent_doc_number] => 20120239852 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-09-20 [patent_title] => 'HIGH SPEED INPUT/OUTPUT PERFORMANCE IN SOLID STATE DEVICES' [patent_app_type] => utility [patent_app_number] => 12/492109 [patent_app_country] => US [patent_app_date] => 2009-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9928 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12492109 [rel_patent_id] =>[rel_patent_doc_number] =>)