
Steven G. Snyder
Examiner (ID: 9355, Phone: (571)270-1971 , Office: P/2184 )
| Most Active Art Unit | 2184 |
| Art Unit(s) | 2184 |
| Total Applications | 1012 |
| Issued Applications | 790 |
| Pending Applications | 59 |
| Abandoned Applications | 180 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17515543
[patent_doc_number] => 11294693
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-05
[patent_title] => Virtualized transaction terminal platform
[patent_app_type] => utility
[patent_app_number] => 16/848207
[patent_app_country] => US
[patent_app_date] => 2020-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4823
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16848207
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/848207 | Virtualized transaction terminal platform | Apr 13, 2020 | Issued |
Array
(
[id] => 17797228
[patent_doc_number] => 20220256320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-11
[patent_title] => POWER MANAGEMENT OF MOVABLE EDGE COMPUTING SERVERS
[patent_app_type] => utility
[patent_app_number] => 17/435689
[patent_app_country] => US
[patent_app_date] => 2020-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6870
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17435689
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/435689 | Power management of movable edge computing servers | Apr 1, 2020 | Issued |
Array
(
[id] => 17039340
[patent_doc_number] => 20210255976
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => DIRECT MEMORY ACCESS ARCHITECTURE WITH MULTI-LEVEL MULTI-STRIDING
[patent_app_type] => utility
[patent_app_number] => 16/838796
[patent_app_country] => US
[patent_app_date] => 2020-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12991
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16838796
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/838796 | Direct memory access architecture with multi-level multi-striding | Apr 1, 2020 | Issued |
Array
(
[id] => 18591737
[patent_doc_number] => 11740631
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-29
[patent_title] => Systems and methods for an arbitration controller to arbitrate multiple automation requests on a material handling vehicle
[patent_app_type] => utility
[patent_app_number] => 16/837585
[patent_app_country] => US
[patent_app_date] => 2020-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5010
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16837585
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/837585 | Systems and methods for an arbitration controller to arbitrate multiple automation requests on a material handling vehicle | Mar 31, 2020 | Issued |
Array
(
[id] => 17128251
[patent_doc_number] => 20210303020
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-30
[patent_title] => Improved Clocking Scheme to Receive Data
[patent_app_type] => utility
[patent_app_number] => 16/832855
[patent_app_country] => US
[patent_app_date] => 2020-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8403
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16832855
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/832855 | Clocking scheme to receive data | Mar 26, 2020 | Issued |
Array
(
[id] => 16179116
[patent_doc_number] => 20200226084
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => PARTIAL LINK WIDTH STATES FOR BIDIRECTIONAL MULTILANE LINKS
[patent_app_type] => utility
[patent_app_number] => 16/831719
[patent_app_country] => US
[patent_app_date] => 2020-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17723
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16831719
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/831719 | Partial link width states for bidirectional multilane links | Mar 25, 2020 | Issued |
Array
(
[id] => 16346349
[patent_doc_number] => 20200311000
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-01
[patent_title] => PROCESSOR AND INTERRUPT CONTROLLER
[patent_app_type] => utility
[patent_app_number] => 16/828453
[patent_app_country] => US
[patent_app_date] => 2020-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7711
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16828453
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/828453 | Processor and interrupt controller | Mar 23, 2020 | Issued |
Array
(
[id] => 17098846
[patent_doc_number] => 20210286637
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-16
[patent_title] => OPERATING SYSTEM-AGNOSTIC CONTAINER RUNTIME
[patent_app_type] => utility
[patent_app_number] => 16/814039
[patent_app_country] => US
[patent_app_date] => 2020-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8932
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16814039
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/814039 | Operating system-agnostic container runtime | Mar 9, 2020 | Issued |
Array
(
[id] => 16986723
[patent_doc_number] => 11073893
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-27
[patent_title] => System and method capable of remotely controlling electronic apparatus
[patent_app_type] => utility
[patent_app_number] => 16/813987
[patent_app_country] => US
[patent_app_date] => 2020-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5651
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16813987
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/813987 | System and method capable of remotely controlling electronic apparatus | Mar 9, 2020 | Issued |
Array
(
[id] => 17151414
[patent_doc_number] => 11144492
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-12
[patent_title] => Flex bus protocol negotiation and enabling sequence
[patent_app_type] => utility
[patent_app_number] => 16/812156
[patent_app_country] => US
[patent_app_date] => 2020-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 17114
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16812156
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/812156 | Flex bus protocol negotiation and enabling sequence | Mar 5, 2020 | Issued |
Array
(
[id] => 18481829
[patent_doc_number] => 11695590
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-04
[patent_title] => Communication device, communication system and message arbitration method
[patent_app_type] => utility
[patent_app_number] => 17/438909
[patent_app_country] => US
[patent_app_date] => 2020-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 11607
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 259
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17438909
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/438909 | Communication device, communication system and message arbitration method | Mar 1, 2020 | Issued |
Array
(
[id] => 16972307
[patent_doc_number] => 11068279
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-20
[patent_title] => Concurrent replacement of distributed conversion and control assembly
[patent_app_type] => utility
[patent_app_number] => 16/804147
[patent_app_country] => US
[patent_app_date] => 2020-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7717
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16804147
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/804147 | Concurrent replacement of distributed conversion and control assembly | Feb 27, 2020 | Issued |
Array
(
[id] => 17054317
[patent_doc_number] => 20210263751
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-26
[patent_title] => AUTOMATICALLY CONFIGURING COMPUTING CLUSTERS
[patent_app_type] => utility
[patent_app_number] => 16/801303
[patent_app_country] => US
[patent_app_date] => 2020-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6181
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16801303
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/801303 | Automatically configuring computing clusters | Feb 25, 2020 | Issued |
Array
(
[id] => 16255628
[patent_doc_number] => 20200265002
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-20
[patent_title] => FORWARDING ELEMENT INTEGRATED CIRCUIT CHIP WITH SEPARATE I/O AND SWITCHING TILES
[patent_app_type] => utility
[patent_app_number] => 16/796828
[patent_app_country] => US
[patent_app_date] => 2020-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8106
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16796828
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/796828 | FORWARDING ELEMENT INTEGRATED CIRCUIT CHIP WITH SEPARATE I/O AND SWITCHING TILES | Feb 19, 2020 | Abandoned |
Array
(
[id] => 16018057
[patent_doc_number] => 20200183872
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-11
[patent_title] => PLATFORM CONTROLLER HUB (PCH) CHIPSETS IN PLATFORMS AS EXTENDED IO EXPANDER(S)
[patent_app_type] => utility
[patent_app_number] => 16/790648
[patent_app_country] => US
[patent_app_date] => 2020-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7445
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16790648
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/790648 | Platform controller hub (PCH) chipsets in platforms as extended IO expander(s) | Feb 12, 2020 | Issued |
Array
(
[id] => 17164621
[patent_doc_number] => 11150716
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-19
[patent_title] => Dynamically optimizing margins of a processor
[patent_app_type] => utility
[patent_app_number] => 16/782386
[patent_app_country] => US
[patent_app_date] => 2020-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7571
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16782386
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/782386 | Dynamically optimizing margins of a processor | Feb 4, 2020 | Issued |
Array
(
[id] => 15998185
[patent_doc_number] => 20200174963
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-04
[patent_title] => LOGIC CIRCUITRY
[patent_app_type] => utility
[patent_app_number] => 16/781052
[patent_app_country] => US
[patent_app_date] => 2020-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9584
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16781052
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/781052 | Logic circuitry for a replicable print cartridge | Feb 3, 2020 | Issued |
Array
(
[id] => 17106363
[patent_doc_number] => 11126580
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-21
[patent_title] => Systems, apparatuses and methods for dual line inbound detection on a data communication bus
[patent_app_type] => utility
[patent_app_number] => 16/781393
[patent_app_country] => US
[patent_app_date] => 2020-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 22
[patent_no_of_words] => 9656
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16781393
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/781393 | Systems, apparatuses and methods for dual line inbound detection on a data communication bus | Feb 3, 2020 | Issued |
Array
(
[id] => 16818778
[patent_doc_number] => 11003608
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-11
[patent_title] => Systems for enhancing boardroom tables to include USB type-C power and connectivity functionality
[patent_app_type] => utility
[patent_app_number] => 16/780625
[patent_app_country] => US
[patent_app_date] => 2020-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6100
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16780625
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/780625 | Systems for enhancing boardroom tables to include USB type-C power and connectivity functionality | Feb 2, 2020 | Issued |
Array
(
[id] => 15870901
[patent_doc_number] => 20200142854
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => MULTILANE HETEROGENEOUS SERIAL BUS
[patent_app_type] => utility
[patent_app_number] => 16/737490
[patent_app_country] => US
[patent_app_date] => 2020-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21466
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16737490
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/737490 | MULTILANE HETEROGENEOUS SERIAL BUS | Jan 7, 2020 | Abandoned |