
Steven G. Snyder
Examiner (ID: 9355, Phone: (571)270-1971 , Office: P/2184 )
| Most Active Art Unit | 2184 |
| Art Unit(s) | 2184 |
| Total Applications | 1012 |
| Issued Applications | 790 |
| Pending Applications | 59 |
| Abandoned Applications | 180 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15609519
[patent_doc_number] => 10585822
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-10
[patent_title] => Operation method of host system including storage device and operation method of storage device controller
[patent_app_type] => utility
[patent_app_number] => 16/034887
[patent_app_country] => US
[patent_app_date] => 2018-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9055
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16034887
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/034887 | Operation method of host system including storage device and operation method of storage device controller | Jul 12, 2018 | Issued |
Array
(
[id] => 16573982
[patent_doc_number] => 10895904
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-19
[patent_title] => Information processing apparatus, storage device, and method performed by host system
[patent_app_type] => utility
[patent_app_number] => 16/034961
[patent_app_country] => US
[patent_app_date] => 2018-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 11977
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 302
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16034961
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/034961 | Information processing apparatus, storage device, and method performed by host system | Jul 12, 2018 | Issued |
Array
(
[id] => 15367295
[patent_doc_number] => 20200019412
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => SYSTEMS AND METHODS FOR OPTIMAL CONFIGURATION OF INFORMATION HANDLING RESOURCES
[patent_app_type] => utility
[patent_app_number] => 16/034047
[patent_app_country] => US
[patent_app_date] => 2018-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3583
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16034047
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/034047 | SYSTEMS AND METHODS FOR OPTIMAL CONFIGURATION OF INFORMATION HANDLING RESOURCES | Jul 11, 2018 | Abandoned |
Array
(
[id] => 16370814
[patent_doc_number] => 10802566
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-10-13
[patent_title] => Two-part interface PHY for system-on-chip devices
[patent_app_type] => utility
[patent_app_number] => 16/028887
[patent_app_country] => US
[patent_app_date] => 2018-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 11094
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 300
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16028887
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/028887 | Two-part interface PHY for system-on-chip devices | Jul 5, 2018 | Issued |
Array
(
[id] => 15348841
[patent_doc_number] => 20200012312
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-09
[patent_title] => AUTOMATIC DETECTION OF CLOCK GRID MISALIGNMENTS AND AUTOMATIC REALIGNMENT
[patent_app_type] => utility
[patent_app_number] => 16/027948
[patent_app_country] => US
[patent_app_date] => 2018-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6273
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16027948
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/027948 | Automatic detection of clock grid misalignments and automatic realignment | Jul 4, 2018 | Issued |
Array
(
[id] => 13906603
[patent_doc_number] => 20190042506
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-07
[patent_title] => NETWORK FUNCTION VIRTUALIZATION ARCHITECTURE WITH DEVICE ISOLATION
[patent_app_type] => utility
[patent_app_number] => 16/027776
[patent_app_country] => US
[patent_app_date] => 2018-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8193
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16027776
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/027776 | Network function virtualization architecture with device isolation | Jul 4, 2018 | Issued |
Array
(
[id] => 15328751
[patent_doc_number] => 20200004705
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => METHOD OF RETRIEVING DATA OF EQUIPMENT
[patent_app_type] => utility
[patent_app_number] => 16/025220
[patent_app_country] => US
[patent_app_date] => 2018-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3569
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16025220
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/025220 | METHOD OF RETRIEVING DATA OF EQUIPMENT | Jul 1, 2018 | Abandoned |
Array
(
[id] => 13512193
[patent_doc_number] => 20180307639
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-25
[patent_title] => REAL-TIME DATA ACQUISITION USING CHAINED DIRECT MEMORY ACCESS (DMA) CHANNELS
[patent_app_type] => utility
[patent_app_number] => 16/023811
[patent_app_country] => US
[patent_app_date] => 2018-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3956
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16023811
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/023811 | Real-time data acquisition using chained direct memory access (DMA) channels | Jun 28, 2018 | Issued |
Array
(
[id] => 13782545
[patent_doc_number] => 20190004811
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-03
[patent_title] => DUAL-RAIL DELAY INSENSITIVE ASYNCHRONOUS LOGIC PROCESSOR WITH SINGLE-RAIL SCAN SHIFT ENABLE
[patent_app_type] => utility
[patent_app_number] => 16/022443
[patent_app_country] => US
[patent_app_date] => 2018-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6752
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16022443
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/022443 | DUAL-RAIL DELAY INSENSITIVE ASYNCHRONOUS LOGIC PROCESSOR WITH SINGLE-RAIL SCAN SHIFT ENABLE | Jun 27, 2018 | Abandoned |
Array
(
[id] => 14081321
[patent_doc_number] => 20190089548
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-21
[patent_title] => PACKET TRANSFER DEVICE AND PACKET TRANSFER SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/018114
[patent_app_country] => US
[patent_app_date] => 2018-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6594
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16018114
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/018114 | PACKET TRANSFER DEVICE AND PACKET TRANSFER SYSTEM | Jun 25, 2018 | Abandoned |
Array
(
[id] => 16067431
[patent_doc_number] => 10692676
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-23
[patent_title] => Modular pluggable electronic processing component and distributed processing system formed thereof
[patent_app_type] => utility
[patent_app_number] => 16/014389
[patent_app_country] => US
[patent_app_date] => 2018-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 23
[patent_no_of_words] => 6127
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16014389
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/014389 | Modular pluggable electronic processing component and distributed processing system formed thereof | Jun 20, 2018 | Issued |
Array
(
[id] => 14457103
[patent_doc_number] => 10324511
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-18
[patent_title] => Data transform method and data transformer
[patent_app_type] => utility
[patent_app_number] => 15/978704
[patent_app_country] => US
[patent_app_date] => 2018-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7477
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15978704
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/978704 | Data transform method and data transformer | May 13, 2018 | Issued |
Array
(
[id] => 16945206
[patent_doc_number] => 11057468
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-07-06
[patent_title] => Vast data storage system
[patent_app_type] => utility
[patent_app_number] => 15/974102
[patent_app_country] => US
[patent_app_date] => 2018-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 12546
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15974102
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/974102 | Vast data storage system | May 7, 2018 | Issued |
Array
(
[id] => 15091109
[patent_doc_number] => 20190340365
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => SECURITY MODULE AUTHENTICATION SYSTEM
[patent_app_type] => utility
[patent_app_number] => 15/970549
[patent_app_country] => US
[patent_app_date] => 2018-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7092
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15970549
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/970549 | Security module authentication system | May 2, 2018 | Issued |
Array
(
[id] => 15486835
[patent_doc_number] => 10558768
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-02-11
[patent_title] => Computer and data center load determination
[patent_app_type] => utility
[patent_app_number] => 15/953767
[patent_app_country] => US
[patent_app_date] => 2018-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 23
[patent_no_of_words] => 13430
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15953767
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/953767 | Computer and data center load determination | Apr 15, 2018 | Issued |
Array
(
[id] => 13362003
[patent_doc_number] => 20180232541
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => TECHNIQUES FOR DETECTING FALSE POSITIVE RETURN-ORIENTED PROGRAMMING ATTACKS
[patent_app_type] => utility
[patent_app_number] => 15/948853
[patent_app_country] => US
[patent_app_date] => 2018-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12454
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15948853
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/948853 | TECHNIQUES FOR DETECTING FALSE POSITIVE RETURN-ORIENTED PROGRAMMING ATTACKS | Apr 8, 2018 | Abandoned |
Array
(
[id] => 15628859
[patent_doc_number] => 20200084834
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => COMMUNICATION SYSTEM FOR SERIAL COMMUNICATION BETWEEN COMMUNICATION DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/500751
[patent_app_country] => US
[patent_app_date] => 2018-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4439
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16500751
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/500751 | Communication system for serial communication between communication devices | Apr 5, 2018 | Issued |
Array
(
[id] => 12869053
[patent_doc_number] => 20180181526
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-28
[patent_title] => Virtual General Purpose Input/Output For A Microcontroller
[patent_app_type] => utility
[patent_app_number] => 15/901222
[patent_app_country] => US
[patent_app_date] => 2018-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2508
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15901222
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/901222 | Virtual general purpose input/output for a microcontroller | Feb 20, 2018 | Issued |
Array
(
[id] => 13390593
[patent_doc_number] => 20180246839
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-30
[patent_title] => UNIVERSAL SERIAL BUS (USB) DISCONNECTION SWITCH SYSTEM, COMPUTER PROGRAM PRODUCT, AND METHOD
[patent_app_type] => utility
[patent_app_number] => 15/898021
[patent_app_country] => US
[patent_app_date] => 2018-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5725
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15898021
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/898021 | Universal serial bus (USB) disconnection switch system, computer program product, and method | Feb 14, 2018 | Issued |
Array
(
[id] => 16636974
[patent_doc_number] => 10915484
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-09
[patent_title] => Peripheral disconnection switch system and method
[patent_app_type] => utility
[patent_app_number] => 15/898027
[patent_app_country] => US
[patent_app_date] => 2018-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5563
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15898027
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/898027 | Peripheral disconnection switch system and method | Feb 14, 2018 | Issued |